

# VELSE(-/

# User's Manual

# Computer Link Module type AJ71C24-S6



-

# REVISIONS

Print D	ate	*Manual Number	Revision		
Mar., 19	991	IB (NA) 66291-A	First edition		
	Ì				
	l				
	I				

#### \*The manual number is given on the bottom left of the back cover.

٠

.

. . .

#### INTRODUCTION

Thank you for choosing the Mitsubishi MELSEC-A Series of General Purpose Programmable Controllers. Please read this manual carefully so that the equipment is used to its optimum. A copy of this manual should be forwarded to the end User.

# CONTENTS

1. GENERAL DESCRIPTION			
	1.1	Featur	es
		1.1.2	System configuration and the number of stations when a computer
		113	link system is constructed $\dots 1-6$ Link with a computer through MELSECNET $1-8$
		1.1.0	
2.	SYST	ГЕМ СО	NFIGURATIONS
	2.1	Overa	Il Configurations
	2.2	Applic	able Systems
	2.3	Syster	n Configurations and Available Functions
		2.3.1	1: 1 ratio of an external device (computer) to a PC CPU
		2.3.2	1 : n ratio of an external device to PC CPUs
		2.3.3	2: 1 ratio of external devices to a PC CPU
		2.3.4	2:n ratio of external devices to PC CPUs
		235	m : n ratio of external devices to PC CPUs 2 – 16
		2.3.6	Links with an external device (such as a computer) through MELSECNET 2 ~ 19
3	SPE		10NS 3-1 a 3-22
0.	0, 2,		
	3.1	Gener	al Specifications
	3.2	Perfor	mance Specifications
		3.2.1	Transmission specifications
		3.2.2	RS-232C connector specifications
		3.2.3	RS-422 terminal block specifications
		3.2.4	RS-422 cable specifications
	3.3	Functi	ons List
		3.3.1	Functions available using dedicated protocols and commands
		3.3.2	Functions available in the no-protocol mode
		3.3.3	Functions available in the bidirectional mode
		3.3.4	Transmission error data read function
	3.4	1/O Sig	gnals List for CPU
	3.5	Buffer	Memory Applications and Allocation
4.	SET	TINGS A	ND PROCEDURES BEFORE OPERATION
	4.1	Settin	gs and Procedures before Operation 4 – 1
	4.2	Nome	nclature
		4.2.1	Nomenclature
		4.2.2	LED signals and displays 4-3
	4.3	Settin	gs 4-5
		4.3.1	Setting the dedicated protocol, no-protocol mode, or bidirectional mode $\dots$ 4 – 5
		4.3.2	Setting of transmission specifications, main channels, and terminal resistance
		4.3.3	Station number setting

	4.4	Loadin	ng and Installation
		4.4.1	Handling Instructions 4 – 10
		4.4.2	Installation environment 4 – 10
	4.5	Extern	al Wiring
		4.5.1	Precautions during wiring 4-11
		4.5.2	Connecting the RS-232C connectors 4 – 11
		4.5.3	Connecting the RS-422 connectors 4 – 13
		4.5.4	Connecting a multidrop link and setting modes and terminal resistance $\dots$ 4 – 14
	4.6	Self-lo	opback Test
		4.6.1	Procedure to carry out the self-loopback test
		4.6.2	Self-loopback test operations 4 – 19
	4.7	Loopb	ack Test
	4.8	Inspec	tion and Maintenance 4 – 21
5.	HALF	-DUPLE	EX COMMUNICATIONS USING THE RS-232C INTERFACE $\dots 5 - 1 \sim 5 - 9$
	5.1	Systen	n Configurations and Functions
	5.2	Buffer	Memory Settings
	5.3	Wiring	
	5.4	ON/OF	F Timing of the CD and RS Signals of the AJ71C24
		5.4.1	Data transmission timing from an external device
		5.4.2	Data transmission timing from an AJ71C24
6.	DATA		IUNICATIONS USING AN M : N MULTIDROP LINK
	6.1	Key Po	pints
	6.2	Condit	tions for Computer Interlock
		6.2.1	Computer station number allocation
		6.2.2	Maximum data communications time per computer
		6.2.3	Command and message format for data communications
	6.3	Proced	dure for Data Communications with a PC CPU 6–5
		6.3.1	Communications between each computer and PC CPUs
		6.3.2	Data communications with PC CPUs by setting a master station
			and slave stations
7.	INITIA	AL SETT	TING OF TRANSMISSION CONTROL DATA TO BUFFER MEMORY 7 – 1 $\sim$ 7 – 16
	7.1	Setting	g RS-232C CD Terminal Check Enable/Disable
	7.2	Setting	g the Transmission Method for RS-232C7 – 3
		7.2.1	Setting priority of transmission to the AJ71C24 using half-duplex transmission
		7.2.2	Setting non-priority of transmission to the AJ71C24 with the half-duplex transmission
	7.3	Readir	ng Transmission Error Data
		7.3.1	Reading the error LED display status
		7.3.2	Turning OFF error LEDs
	7.4	Setting	gs in the No-Protocol Mode
		7.4.1	Setting the no-protocol mode receive-completed code (for receive with variable-length data)

		7.4.2	Specifying no-protocol receive completion data length (fixed length)7 – 10
		7.4.3	Setting a word or byte unit in the no-protocol mode
		7.4.4	Setting a buffer memory area for no-protocol send
		7.4.5	Setting a buffer memory area for no-protocol receive
	7.5	Setting	gs in the Bidirectional Mode
•	0014		
8.	COM	MUNIC	ATIONS USING DEDICATED PROTOCOLS $\dots \dots \dots$
	8.1	Data F	low in Communications with Dedicated Protocols
	8.2	Progra	Imming Hints
		8.2.1	To write data to the special use area in buffer memory $\ldots \ldots \ldots 8-2$
		8.2.2	PC CPU operation during data communications
		8.2.3	Precautions during data communications
	8.3	Basics	of Dedicated Protocol Control Procedures8-5
	8.4	Basic I	Formats of Dedicated Protocol
		8.4.1	Control format 1
		8.4.2	Control format 2
		8.4.3	Control format 3
		8.4.4	Control format 4
		8.4.5	Setting protocol data
	8.5	Transr	nission Sequence Timing Charts and Communications Time
	8.6	Chara	cter Area Data Transmission
	8.7	Device	e Memory Read/Write
		8.7.1	Commands and device ranges
		8.7.2	Batch read in units of bits
		8.7.3	Batch read in units of words
		8.7.4	Batch write in units of bits
		8.7.5	Batch write in units of words
		8.7.6	Testing device memory in units of bit (random write)
		8.7.7	Testing device memory in units of words (random write)
		8.7.8	Monitoring device memory
	8.8	Extens	sion File Register Read and Write
		8.8.1	ACPU common commands and addresses
		8.8.2	AnACPU dedicated commands and device numbers
		8.8.3	Precautions during extension file register read/write
		8.8.4	Batch read of the extension file register (ACPU common command)8 – 59
		8.8.5	Batch write of the extension file register (ACPU common command)8-60
		8.8.6	Direct read of the extension file register (AnACPU dedicated command)8 – 61
		8.8.7	Direct write to the extension file register (AnACPU dedicated command)8 – 62
		8.8.8	Testing (random write) the extension file register
		8.8.9	(ACPU common command)
	8.9	Buffer	Memory Read and Write
	0.0	8.9.1	Commands and buffer memory
		8.9.2	Reading data from buffer memory (ACPU common command) 8 – 68
		8.9.3	Writing data to buffer memory (ACPLI common command)
	8 10	Snecia	al Function Module Buffer Memory Read and Write 8 – 70
	0.10	~p0010	

		8 10 1	Commands and designation 8 – 70
		0.10.1	Consider function module numbers using control protocols
		0.10.Z	Reading data from the special function module buffer memory
		0.10.0	(ACPU common command)
		8.10.4	Writing data to the special function module buffer memory
	0 1 1	Domot	(ACPU common command)
	0,11	Remote	
		8.11.1	
		8.11.2	Remote RUN/STOP
		8.11.3	Reading PC CPU model name8 – 79
	8.12	Progra	m Read/Write
		8.12.1	Precautions during program read/write8-80
		8.12.2	Program read/write control procedures8-81
		8.12.3	Parameter memory read/write
		8.12.4	Sequence program read/write
		8.12.5	Microcomputer program read/write
		8.12.6	Comment memrov read/write
		8.12.7	Extension memory comment read/write
	8 13	Globa	Eurotion 8 – 103
	0.10	8.13.1	Commands and control
		8 13 2	Setting the global function (ACPI I common command) 8 – 104
	8 14	On-do	mand Function 8-105
	0.14	8 14 1	On-demand bandshake signal and buffer memory 8 - 105
		814.2	On-Demand function control procedure
		0.14.2	On demand function designation
	0.15	0.14.0	
	0.15	LOOPL	ack rest
9.	СОМ	MUNICA	ATIONS WITH A COMPUTER IN THE NO-PROTOCOL MODE $\dots 9 - 1 \sim 9 - 17$
	9.1	Basics	of the No-Protocol Mode
	9.2	Hands	hake I/O Signals
	9.3	Progra	mming Hints
		9.3.1	To write data to the special use area in buffer memory
		9.3.2	Precautions during data communications
	9.4	Basic	Program to Read/Write Buffer Memory9 - 5
	9.5	Receiv	ing Data in the No-Protocol Mode (External Device $\rightarrow$ AJ71C24)
	9.6	Sendir	ng Data in the No-Protocol Mode (AJ71C24 → External Device)
10.	сом	MUNICA	ATIONS IN THE BIDIRECTIONAL MODE $\dots \dots \dots$
	10.1	Bidire	ctional Mode Basics
	10.2	Hands	shake Signals and Buffer Memory
	10.3	Progra	amming Hints
		10.3.1	mode communications
		10.3.2	To write data to a special applications area in buffer memory
		10.3.3	Precautions during data communications
	10.4	Bidire	ctional Control Procedure Basics
	10.5	Bidire	ctional Communications Basics

	10.5	5.1 Control protocols
	10.5	5.2 Message format
10.6	Pro	cessing an AJ71C24 for Simultaneous Send in Full-Duplex Mode
10.7	Bas	sic Program to Read/Write Buffer Memory
10.8	Red	ceiving Data in the Bidirectional Mode (Computer $\rightarrow$ AJ71C24)
10.9	Tra	nsmitting Data in the Bidirectional Mode (AJ71C24 $\rightarrow$ Computer)
11. TRC	UBLE	ESHOOTING
11.1	NA	K Error Codes with Dedicated Protocols
11.2	Bid	irectional Mode Error Codes11 - 3
11.3	Tro	ubleshooting OFF
	11.3	3.1 Troubleshooting flow chart
	11.3	3.2 When the "RUN" LED is turned OFF
	11.3	3.3 When the neutral state does not change or data is not received $\dots \dots \dots 11 - 6$
	11.3	8.4 When the 2-C/N (LED No. 16) or 4-C/N (LED No. 20) is turned ON $\dots \dots 11 - 7$
	11.3	3.5 When communications sometimes fails
	11.3	3.6 When undecoded data is transmitted
APPENDI	CES	APP-1 ~ APP-36
APPENDI	X 1.	Precautions Concerning Compatibility and the Use of Existing Programs
		Prepared for the AJ71C24 Computer Link Module APP - 1
1.1	Con	npatibility APP - 1
1.2	Pred	cautions When Using Existing Programs APP – 1
1.3	Fun	ction Comparison APP – 2
APPENDI	<b>(</b> 2,	Precautions Concerning Compatibility and the Use of Existing Programs Prepared for the AJ71C24-S 3 Computer Link Module
2.1	Con	npatibility APP – 4
2.2	Pre	cautions When Using Existing Programs
2.3	Fun	ction Comparison APP – 5
APPENDI	ΚЗ.	ASCII Code Table APP - 6
APPENDI	<b>&lt;</b> 4.	DTR Control APP ~ 7
APPENDI	X 5.	Communications Time between a PC CPU and an AJ71C24 APP – 8
APPENDI	<b>K</b> 6.	Precautions During Communications When Using RS-422 Interface APP - 11
APPENDI	<b>&lt;</b> 7.	Special Function Module Buffer Memory Addresses APP – 13
APPENDI	K 8.	Sequence Program Examples Showing How to Output Word Device Data to the Printer in the No-protocol Mode
8.1	Whe	en Other Than AnACPU is Used APP – 27
8.2	Whe	en the AnACPU is used APP – 29
APPENDI	K 9 <i>.</i>	Example of a Sequence Program for Data Communications in the Bidirectional Mode
APPENDI	<b>(</b> 10.	External View APP – 33
APPENDI	(11.	AJ71C24 Setting Record Form
		•

#### 1. GENERAL DESCRIPTION

This User's Manual describes the specifications, handling and transmission control protocols of the AJ71C24-S6 computer link module.

The AJ71C24-S6 has one RS-232C port and one RS-422 port. It is the interface between a PC CPU and an external device (such as a computer or printer) or to the CPU of another PC station.

Dedicated transmission protocols 1 to 4 are used as transmission control procedures on the AJ71C24-S6 and a no-protocol mode and a bidirectional mode are also available. The user can select and set these independently for the RS-232C and RS-422 ports.

When using a dedicated transmission protocol or the no-protocol mode/bidirectional mode, data is transmitted using the codes as shown below.



Fig. 1.1 Data Transmission with the Dedicated Protocol



Fig. 1.2. Data Transmission in the No-Protocol Mode/Bidirectional Mode

**MELSEC-A** 

The AJ71C24-S6 has the following newly-added functions:

• Commands dedicated for use with the A2ACPU(S1) and A3ACPU:

All memory devices of the A2ACPU(S1) and A3ACPU (the AnACPU in this manual) are accessible using these dedicated commands.

• Data transmission in the bidirectional mode:

This feature allows the AJ71C24-S6 to interface 1:1 data communications using the ACK code between a PC CPU and a computer.

When data is transmitted from the AJ71C24-S6 to a computer, a control code ENQ, the data length code, and a check sum are added respectively to the beginning, the middle, and the end of the send message. (The check sum is optional.)

When the AJ71C24-S6 receives data from a computer, it transmits a control code ACK/NAK back to the computer. This indicates the result of the receive (normal/abnormal).

The AJ71C24-S6 thus adds the ENQ code, data length, and check sum and checks the reception of the response message at the data transmission. It checks the received data and sends the response message after it received data.

The length of a data communications sequence program can be shortened by using the bidirectional mode.

• The communications mode using the RS-232C interface can be set to either full-duplex or half-duplex:

The communications mode using the RS-232C interface of the AJ71C24-S6 can be switched either to full-duplex or half-duplex according to the specifications of the peripheral device.

Multidrop link with more than one computer is possible:

More than one computer can be put into a multidrop link with the AJ71C24-S6.

The PC CPU modules in the multidrop link can be accessed from the computers for read/write of device data and sequence programs.

#### REMARK

If any existing programs are used with the AJ71C24-S6, see Appendix 1.2 for interchangeability between the AJ71C24-S6 and the following devices.

- AJ71C24 computer link modules
- AJ71C24-S3 computer link modules

#### 1.1 Features

The features of the AJ71C24-S6 computer link module (hereafter called the AJ71C24 in this manual) are given below.

#### 1.1.1 Control operations in data communications

Data transmission operations between an AJ71C24 and external devices (e. g., computers) can be controlled using either the dedicated protocols (\*1) or in the no-protocol/bidirectional mode. These control operations can be selected individually with the RS-232C and RS-422 ports of an AJ71C24.

- (1) Communications using the dedicated protocols
  - (a) Communications at the request of the computer

Data communications is always initiated by the computer.

Designated data is transmitted according to the request command transmitted from a computer to an AJ71C24.

It is not necessary to create and change special sequence programs in order to use an AJ71C24.

1) Read and write possible to and from all PC CPU devices

Data can be read from all PC CPU devices. This permits observation and monitoring of all operations, as well as the collection and analysis of data. Data can be written to all PC CPU devices. This permits production control and production directives to be carried out.

2) An AJ71C24 can upload and download programs from a PC CPU.

PC CPU programs (main sequence and subsequence control programs and microcomputer programs), parameter data and comment data are read by the computer and stored. When required they can be written to the PC CPU to change the program.

3) Remote RUN and STOP control of the PC CPU

The PC CPU can be remote-controlled by means of RUN and STOP instructions from the computer.

4) When multiple computers and PC CPU modules are connected to a link with an AJ71C24 module, the input (X) signals of the CPUs in the link can be turned ON/OFF using any computer in the link. This function can immediately stop or simultaneously start all CPUs in the link.

(This function is called the global function of the AJ71C24.)

(b) Communications at the request of the PC CPU

The PC CPU transmits the data send request.

When the emergency data needs to be transmitted from a PC CPU to a computer, the PC CPU transmits a send request to the AJ71C24 to make the computer execute an interrupt processing.

(This is the on-demand function of the AJ71C24. It is available only when one computer is connected to one PC CPU.)

- \* 1: The dedicated protocols consist of four different protocols. The term "dedicated protocols" used in this manual is the collective term for these protocols.
- (2) Communications in the no-protocol/bidirectional modes

Either the no-protocol mode or the bidirectional mode can be set.

- (a) Communications in the no-protocol mode
  - 1) Data communications can be initiated by a PC CPU

Data communications can be initiated by a computer or any PC CPU. Data can be transmitted from a PC CPU to an external device by using the TO instruction in the sequence program to write data to the buffer memory.

Data transmitted from an external device can be read by a PC CPU using the FROM instruction in the sequence program.

The following example shows a system with a printer, CRT and keyboard terminal connected in a 1:1 ratio. Data can be output from the buffer memory to the printer or a CRT display using the TO instruction. Data input from the keyboard to the buffer memory can be read using a FROM instruction from the PC CPU.



2) Receiving data length can be set to variable or fixed:

The Length of the data transmitted from an external device and received by the PC CPU can be set to variable or fixed.

i) Receiving variable-length data:

Data receive stops when the receive completed code set by the user is received.

ii) Receiving fixed-length data:

Data receive stops when the fixed length of data set by the user is received.

Both the receive completed code and the receive-completion data length can be freely set by the user.

3) Variable communications memory area

The user memory area can be allocated to suit the purpose and application of the data transmission.

- (b) Bidirectional communications
  - 1) Data communications can be initiated by a PC CPU

Data communications can be initiated by a computer or any PC CPU. Data can be transmitted from a PC CPU to an external device by using the TO instruction in the sequence program to write data to the buffer memory.

The data send operation is completed when the response message to the sent (received) data is received from the computer. The result of the send (normal end/error) is stored in the buffer memory and can be read out.

The data received from the computer can be read with the FROM instruction of the sequence program.

(When data is transmitted by an AJ71C24)

[		TO instruction		Data send	
		Xn0 ON		Response receive	
	PC CPU	(Send completed)	AJ71C24		Computer
		FROM instruction			
l		(Send result)			

2) Data length is set within the send message

Data length is set within the send message when the data is transmitted to a device.

The receiving side recognizes the data length by the send message.



The send data of the AJ71C24 is processed as follows.

ENQ:..... Added to the head.

Data length: ....... The send data length set in the buffermemory is transmitted.

Data:..... The send data stored in the buffer memoryis transmitted.

Sum check: ...... Computed with the sum checking range in a message.

The data transmitted by a computer and received by an AJ71C24 is processed as follows.

ENQ:..... Checked and removed from the received data.

Data length: ...... Stored in the buffer memory as the received data length.

Data:..... Stored in the buffer memory as the received data.

Sum check:...... Checked and removed from the received data.

3) Variable communications memory area

The user memory area can be allocated to suit the purposes and applications of the data transmission.

#### 1.1.2 System configuration and the number of stations when a computer link system is constructed

A computer link system using the dedicated protocol, no-protocol mode, or bidirectional mode can be constructed by connecting the computer to the PC CPU in the ratios of 1:1, 1:n, 2:1, 2:n, and m:n. (\*1)

When the connection ratio is 1:n or 2:n, up to 32 PC CPU stations can be tied to one link system.

When the connection ratio is m:n, up to 32 stations of computers and PC CPU modules can be tied to one link system.

1) When the connection ratio of the computer to the PC CPU module is 1:n:

This method of linking uses one computer and multiple PC CPU modules for up to 32 stations.

Data communications is executed between the computer and designated PC CPU stations.

This link system is called a multidrop link system.



2) When the connection ratio of the computer to the PC CPU module is m:n:

This method of linking uses more than one computers and multiple PC CPU modules for up to 32 stations.

Data communications is executed between a computer (which has acquired the access right through the communications with other computers) and designated PC CPU stations.

This system is also called a multidrop link system.



\* 1: The on-demand function and the data communications in the bidirectional mode mentioned respectively in Section 1.1.1 (1)(b) and (2)(b) cannot be used with the multidrop link systems.

# 1. GENERAL DESCRIPTION

#### 1.1.3 Link with a computer through MELSECNET

In a system connected through MELSECNET, if the system contains a PC CPU connected to a computer via an AJ71C24, data communications is possible between the computer and a PC CPU not equipped with the AJ71C24.

MELSEC-A

However, communications is not possible with A0J2CPUP23/R23 or A0J2P25/R25 modules.

- MELSECNET master and local stations: communications using all data (device memory, programs) is possible
- MELSECNET remote stations:

communication only possible with data in special function module buffer memory.



#### 2. SYSTEM CONFIGURATIONS

This section describes system configurations which can be combined with the AJ71C24.

#### 2.1 Overall Configurations

Fig. 2.1 shows the overall configuration of the A series system which is loaded with the AJ71C24.



Fig. 2.1 A Series System Overall Configuration

#### 2.2 Applicable Systems

The AJ71C24 can only be used in the systems described below.

(1) Applicable PC CPU modules and the number of AJ71C24 modules

The table below shows the PC CPU modules to which the AJ71C24 is applicable and the number of AJ71C24 modules which can be connected to the PC CPU modules.

The PC CPU modules listed below include those which have the MEL-SECNET link function.

(e.g., A1CPU includes A1CPUP21/R21 to which an AJ71C24 can be connected.)

PC CPU Modules	Number of Connectable AJ71C24s	Notes
A0J2H A1, A1N A2(-S1), A2N(-S1) A3, A3N A3H, A3M A73	2	<ul> <li>If the following modules are used with the AJ71C24, the maximum number of connectable AJ71C24 modules cannot exceed 2 or 6. (See previous column).</li> <li>AD51(S3) Intelligent Communication Module</li> <li>AJ71C21(S1) Terminal Interface Module</li> <li>AJ71C22(S1) Multidrop Link System Module</li> </ul>
A2A(-S1) A3A	6	<ul> <li>AJ71C23 Higher Controller High Speed Link Module</li> <li>AJ71C24(S3) Computer Link Module</li> <li>AJ71E71 Ethernet Interface Module</li> </ul>

(A0J2CPU and A2CCPU are not applicable.)

(2) Applicable base unit

The AJ71C24 can be inserted into any slot of a main base unit or extension base unit with these two exceptions:

- (a) The power supply capacity may be insufficient to load the AJ71C24 into an extension base unit with no built-in power supply (A55B or A58B). Wherever possible, avoid loading an AJ71C24 module into this type of extension base unit. If it is necessary to use an AJ71C24 module in an extension base unit with no built-in power supply, it is important to consider (a) the power supply capacity of the main base unit, and (b) the voltage drop along the extension cables when selecting the extension cables.
- (b) (The User's Manual of the respective CPU module employed gives details.)

(c) The AJ71C24 should not be loaded into the last slot of the A3CPU extension level 7.

### POINT

The AJ71C24 can also be loaded into the A81CPU base unit (A78B). The A81CPU User's Manual gives the commands available when the AJ71C24 is loaded.

#### 2.3 System Configurations and Available Functions

The AJ71C24 is a link module to connect an external device (such as a computer) and a PC CPU. The system can consist of a single external device and from 1 to 32 PC CPU stations (1 : 1 to 32 ratio system) or two external devices and from 1 to 32 PC CPU stations (2 : 1 to 32 ratio system). The connection may be made in two ways: using the RS-232C port or the RS-422 port.

#### 2.3.1 1:1 ratio of an external device (computer) to a PC CPU

(1) The system configuration for a 1 : 1 ratio of an external device (such as a computer) to a PC CPU is shown in Fig. 2.2 below.

(Mode: [] - []) in the figure indicates the range of setting set with the mode setting switch of an AJ71C24 (see Section 4.3.1).



Fig. 2.2 System Configurations (I)

- (2) The following tables list the functions available when an external device is linked with a PC CPU module to make a 1 : 1 configuration.
  - (a) The interface used to set dedicated protocols 1 to 4:
    - 1) Functions available when using an external device

Available Functions		Interfaces for Dedicated Protocol		Note
		RS-422	RS-232C	
	Read/write			
Device memory	Test	o	•	Including exten- sion devices
	Monitor			
	Read/write			
Extension file registe	Test	o	0	
	Monitor			
Buffer memory AJ71C24 of the self	Read/write	0	0	_
Special func- tion module's buffer memory	Read/write	o	0	ļ
Sequence/ Microcomputer program	Read/write	0	o	
Comment	Read/write	0	0	Including exten- sion comments
Parameter	Read/write	0	0	
	Remote RUN/STOP	0	0	
	PC CPU type read	0	0	
Global	Input signal (X) ON/OFF	0	0	
Self-loopback test	Transmission of received data	0	0	

2) Functions available when using a PC CPU

Available Functions		Interfaces for Dedicated Protocol		Note
		RS-422	RS-232C	
On-demand	Data transmis- sion to external devices	o	0	-

(b) Interfaces used to set the no-protocol mode

Functions available when using an external device and a PC CPU

Available Functions		Interfaces f Prot	or Dedicated locol	Note
		RS-422	R\$-232C	
Send	PC CPU to external device	0	0	To computers, printers, and CRTs.
Receive	External device to PC CPU	0	0	From computers and keyboards

(c) Interfaces used to set the bidirectional mode

Functions available when using an external device and a PC CPU

Available	Functions	Interfaces fo Prot	Note	
		RS-422	RS-232C	
Send	PC CPU to computer	°	0	To computers
Receive	Computer to PC CPU	0	0	From computers

#### 2.3.2 1 : n ratio of an external device to PC CPUs

(1) The system configurations for a 1 : n (up to 32 stations) ratio of an external device (such as a computer) to PC CPUs are shown in Fig. 2.3 below.

(Mode: [] to []) in the figure the range of setting set with the mode setting switch of an AJ71C24 (see Section 4.3.1).

MELSEC-A



#### Fig. 2.3 System Configurations (II)

# 2. SYSTEM CONFIGURATIONS

# MELSEC-A

- (2) The following tables list the functions available when an external device is linked with the PC CPU modules to make a 1 : n configuration.
  - (a) The interface used to set dedicated protocols 1 to 4:
    - 1) Functions available when using an external device

Available Functions		Interfaces fo Prot	or Dedicated locol	Note
		RS-422	RS-232C	
	Read/write			
Device memory	Test	0	o	Including exten- sion devices
	Monitor			
	Read/write			
Extension file register	Test	ø	0	
	Monitor			
Buffer memory AJ71C24 of the self	Read/write	0	0	_
Special func- tion module's buffer memory	Read/write	o	0	
Sequence/ microcomputer program	Read/write	0	0	
Comment	Read/write	o	0	Including exten- sion comments
Parameter	Read/write	0	0	
	Remote RUN/STOP	0	0	
	PC CPU type read	0	0	
Global	Input signal (X) ON/OFF	0	0	
Self-loopback test	Transmission of received data	0	0	

2) Functions available when using a PC CPU

Available Functions		Interfaces for Dedicated Protocol		Note
		RS-422	RS-232C	
On-demand	Data transmis- sion to external devices	x	×	_

(b) Interfaces used to set the no-protocol mode

Functions available when using an external device and a PC CPU

Available Functions		Interfaces fo Prot	or Dedicated	Note
		RS-422	RS-232C	
Send	PC CPU to external device	o	o*1	To computers, printers, and CRTs.
Receive	External device to PC CPU	o	o*1	From computers and keyboards

\* 1 : If the external device is capable of performing full-duplex transmission, data communications in the no-protocol mode can be performed.

(c) Interfaces used to set the bidirectional mode

Functions available when using an external device and a PC CPU.

Available Functions		Interfaces fo Prot	or Dedicated ocol	Note
		RS-422	RS-232C	
Send	PC CPU to computer	x x To comp		To computers
Receive	Computer to PC CPU	x	x	From computers

#### 2.3.3 2 : 1 ratio of external devices to a PC CPU

(1) The system configuration for a 2 : 1 ratio of external devices (such as a computer) to a PC CPU is shown in Fig. 2.4 below.

(Mode: [] to []) in the figure indicates the range of setting designated with the mode setting switch of an AJ71C24 (see Section 4.3.1).



Fig. 2.4 System Configurations (III)

- (2) The following tables list the functions available when the external devices are linked with the PC CPU modules to make a 2 : 1 configuration.
  - (a) The interface used to set dedicated protocols 1 to 4:
    - 1) Functions available when using external devices

Available Functions		Interfaces fo Prote	or Dedicated	Note
		RS-422	RS-232C	
	Read/write			
Device memory	Test	o	o	Including exten- sion devices
	Monitor			
	Read/write			
Extension file register	Test	o	o	
	Monitor			
Buffer memory AJ71C24 of the self	Read/write	0	o	-
Special func- tion module's buffer memory	Read/write	o	٥	
Sequence microcomputer program	Read/write	0	0	
Comment	Read/write	o	0	Including exten- sion comments
Parameter	Read/write	0	0	
	Remote RUN/STOP	o	0	
	PC CPU type read	0	0	-
Global	Input signal (X) ON/OFF	o	٥	
Self-loopback test	Transmission of received data	٥	0	

2) Functions available when using a PC CPU

Available Functions		Interfaces for Dedicated Protocol		Note
		RS-422	RS-232C	
On-demand	Data transmis- sion to external devices	0	•	-

(b) Interfaces used to set the no-protocol mode

Functions available when using external devices and a PC CPU

Available Functions		Interfaces fo Prot	or Dedicated	Note
		RS-422	RS-232C	
Send	PC CPU to external device	o	0	To computers, printers, and CRTs.
Receive	External device to PC CPU	0	0	From computers and keyboards

(c) Interfaces used to set the bidirectional mode

Functions available when using external devices and a PC CPU

Available Functions		Interfaces fo Prot	or Dedicated	Note
		R\$-422	RS-232C	
Send	PC CPU to computer	0	0	To computers
Receive	Computer to PC CPU	0	0	From computers

#### 2.3.4 2:n ratio of external devices to PC CPUs

(1) The system configuration for a 2 : n (up to 32 stations) ratio of external devices (such as a computer) to PC CPUs is shown in Fig. 2.5 below.

(Mode: [] to []) in the figure indicates the range of setting set with the mode setting switch of an AJ71C24 (see Section 4.3.1).



#### Fig. 2.5 System Configurations (IV)

1

- (2) The following tables list the functions available when the external devices are linked with the PC CPU modules making a 2 : n configuration.
  - (a) The interface used to set dedicated protocols 1 to 4:
    - 1) Functions available when using external devices

Available Functions		Interfaces fo Prot	or Dedicated	Note
		RS-422	RS-232C	
	Read/write	0	0	
Device memory	Test	0	0	Including exten- sion devices
	Monitor	0	0	
	Read/write	0	0	
Extension file register	Test	0	0	
	Monitor	o	0	
Buffer memory AJ71C24 of the self	Read/write	0	0	_
Special func- tion module's buffer memory	Read/write	0	0	
Sequence/ microcomputer program	Read/write	0	o	
Comment	Read/write	0	0	Including exten- sion comments
Parameter	Read/write	0	0	
	Remote RUN/STOP	0	0	
	PC CPU type read	0	0	-
Global	Input signal (X) ON/OFF	o	0	
Self-loopback test	Transmission of received data	0	0	

2) Functions available when using PC CPUs

Available Functions		Interfaces for Dedicated Protocol		Note
		RS-422	RS-232C	
On-demand	Data transmis- sion to external devices	o*1	o*1	-

 1 : Data communications is possible only with the system which has a 1 : 1 configuration (one external device to one PC CPU, as shown in Fig. 2.5).

(b) Interfaces used to set the no-protocol mode

Functions available when using external devices and PC CPUs

Available Functions		Interfaces fo Prot	or Dedicated ocol	Note
		RS-422	RS-232C	
Send	PC CPU to external devices	٥	o*1	To computers, printers, and CRTs.
Receive	External device to PC CPU	o	o*1	From computers and keyboards

\* 1 : If full-duplex transmission is possible with the external device, data communications in the no-protocol mode is possible with the system which has the 1 : n configuration (external device-2 to PC CPUs, as shown in Fig. 2.5).

(c) Interface used to set the bidirectional mode

Functions available when using external devices and PC CPUs

Available Functions		Interfaces fo Prot	or Dedicated ocol	Note
		RS-422	RS-232C	
Send	PC CPU to computer	o*1	o*1	To computers
Receive	Computer to PC CPU	o*1	o*1	From computers

\* 1 : Data communications is possible only with the system which has a 1 : 1 configuration (external device-1 to one PC CPU, as shown in Fig. 2.5).

#### 2.3.5 m : n ratio of external devices to PC CPUs

(1) The system configuration for a m : n (up to 32 stations) ratio of external devices (such as a computer) to PC CPUs is shown in Fig. 2.6 below.

(Mode: [], [], []) in the figure indicates setting set with the mode setting switch of an AJ71C24 (see Section 4.3.1).

MELSEC-A





2 - 16

# 2. SYSTEM CONFIGURATIONS

**MELSEC-A** 

(2) The following tables list the functions available when the external devices are linked with the PC CPU modules making an m : n configuration.

(a) The interface used to set dedicated protocols 1, 2, 4:

1) Functions available when using external devices

Available Functions		Interfaces for Dedicated Protocol		Note
		RS-422	RS-232C	
Device memory	Read/write	0	0	Including exten- sion devices
	Test	0	o	
	Monitor	0	o	
	Read/write	o	0	
Extension file register	Test	0	¢	
	Monitor	0	0	
Buffer memory AJ71C24 of the self	Read/write	0	o	
Special func- tion module's buffer memory	Read/write	0	0	
Sequence/ microcomputer program	Read/write	0	0	
Comment	Read/write	0	0	Including exten- sion comments
Parameter	Read/write	0	0	
PC CPU	Remote RUN/STOP	0	0	
	PC CPU type read	0	0	-
Global	Input signal (X) ON/OFF	0	0	
Self-loopback test	Transmission of received data	0	0	

\* If full-duplex transmission is possible with the external device, data communications in the dedicated protocol mode is possible with the RS-232C interface. 2) Functions available when using a PC CPU

Available Functions		Interfaces for Dedicated Protocol		Note
		RS-422	RS-232C	
On-demand	Data transmis- sion to external devices	x	x	-

(b) Interfaces used to set the no-protocol mode (Mode: for stations set to 5, 6, or 8)

Functions available when using external devices and the PC CPL
ŭ

Available Functions		Interfaces for Dedicated Protocol		Note
		RS-422	RS-232C	
Send	PC CPU to external devices	-	o	To computers, printers, and CRTs.
Receive	External devices to PC CPU	-	o	From computers and keyboards

(c) Interfaces used to set the bidirectional mode (Mode: for stations set to 5, 6, or 8)

Functions available when using external devices and the PC CPU

Available Functions		Interfaces for Dedicated Protocol		Note
		RS-422	RS-232C	
Send	PC CPU to computer	-	o*1	To computers
Receive	Computer to PC CPU	_	o*1	From computers

\* 1 : Data communications is possible only with the 1 : 1 ratio configuration.
#### 2.3.6 Links with an external device (such as a computer) through MELSECNET

By installing the AJ71C24 to a PC CPU linked with other PC CPUs on MEL-SECNET, communications is possible with other PC CPU stations on MEL-SECNET.

However, communications is not possible with A0J2CPUP23/R23 or A0J2CPUP25/R25 modules.



Fig. 2.7 System Configurations (VI)

Range of PC CPUs with which communications is possible:

(PC CPUs equipped with AJ71C24)	(MELSECNET (II) stations with which communica- tions is possible)					
• M station (master station)	(1)	The self				
	(2)	All second-tier local stations (L1, L2/m)				
	(3)	Second-tier remote I/O stations equipped with a special function module (R3)				
L stations (local stations)	(1)	The self				
	(2)	Second-tier master station (M station)				
● L/m station						
(local/third-tier master station)	(1)	The self				
	(2)	Second-tier master station (M station)				
	(3)	All third-tier local stations (I1, I3)				
	(4)	Third-tier remote I/O stations equipped with a special function module (r2)				
● I station (third-tier local stations)	(1)	The self				
	(2)	Third-tier master station (M station) (L2/m)				

· · · · · · · · · · · · · · · · · · ·
 · ·
· · · · · · · · · · · · · · · · · · ·
·····

## 3.1 General Specifications

ltem	Specifications								
Operating ambient temperature	0 to 55°C (32 to 131°F)								
Storage ambient temperature	–20 to 75° (4 to 167°F)								
Operating ambient humidity	10 to 90% RH, no condensation								
Storage ambient humidity	10 to 90% RH, no condensation								
		Frequency	Accelera- tion	Amplitude	Sweep Count				
Vibration resistance	Conforms to **JIS C 0911	10 to 55 Hz	_	0.075 mm (0.003 inch)	10 times *(1 octave/ minute)				
		55 to 150 Hz	1 g						
Shock resistance	Conforms to	JIS C 0912 (10	) g x 3 times	in 3 direction	is)				
Noise resistance	By noise simulator 1500 V.P.P. noise voltage, 1 $\mu$ sec noise width and 25 to 60 Hz noise frequency								
Dielectric withstand voltage	500 VAC for 1 minute across batch of DC external terminals and ground								
Insulation resistance	50 $M\Omega$ or more with 500 VDC insulation resistance tester at the same location as dielectric strength.								
Operating ambience	No corrosive	gases or dust	t						
Cooling method	Self-cooling								

#### **Table 3.1 General Specifications**

# REMARK

- (1) One octave marked \* indicates a change from the initial frequency to double or half frequency. For example, any of the changes from 10 Hz to 20 Hz, 20 Hz to 40 Hz, 40 Hz to 20 Hz, and 20 Hz to 10 Hz are referred to as one octave.
- (2) The noise durability and dielectric withstand voltage values were obtained with the RS-232C and RS-422 interfaces unconnected.
- \*\* JIS: Japanese Industrial Standard

#### 3.2 Performance Specifications

#### 3.2.1 Transmission specifications

#### **Table 3.2 Transmission Specifications**

l	tem	Specifications							
Interfere		Conform to F	S-232C.						
Internace		Conform to F	Conform to RS-422.						
			Dedicated protocol	Half-duplex communications system *1					
Transmission method		RS-232C	No-protocol/bidirectional	Full-/half-duplex (buffer memory set- ting)					
		DC 400	Dedicated protocol	Half-duplex communications system *1					
		N3-422	No-protocol/bidirectional	Full-duplex communications system					
Synchronous	system	Asynchronou	s system						
Transmission	system	300, 600, 120	00, 2400, 4800, 9600, 19200 E	BPS (switch selected)					
	Start bit	1							
Data format	Data bit	7 or 8							
	Parity bit	1 or none		Selectable					
	Stop bit	1 or 2							
Access cycle		Each request is processed in the END processing of the sequence program. Therefore, access cycle is 1 scan time.							
			Parity check present (odd/even)/absent						
Enor delection	t	Sum check present/absent							
DTR/DSR (ER/	DR) control	Present (RS-232C only)							
X ON/OFF (DC	C1/DC3) control	Absent							
		Dedicated pr	otocol	1 : 1, 1 : n, m : n *2					
System config device: PC CF	uration (External 20)	No-protocol		1 : 1, 1 : n *2					
		Bidirectional		1:1					
Treperviseien	diatanaa	Up to 15 m (49.2 ft) for RS-232C							
transmission	uistance	Up to 500 m (1640.5 ft) for RS-422							
Current consu	mption	5 VDC, 1.4 A							
Number of oc	cupying I/Os	32 *3							
Weight		630 g (1.39 l	b)						
Recommended	cable (for RS-422)	RS-422 SPEV(SB)- MPC - 0.2 x 3P							
Recommende 422 converter	d RS-232C to RS-	EL-LINE-M							

\*1: If the on-demand function is used, only full-duplex communications is available when full-duplex communications is enabled.

\*2: "n" for 1:n ratio is up to 32. Total of "m" and "n" for m:n ratio is up to 32.

\*3: Set the special function modules to have 32 inputs/outputs when the I/O allocation is set.

#### 3.2.2 RS-232C connector specifications

Pin Num- ber	Name	Signal Abbreviation	Signal Direction AJ71C24 ↔ Computer
1	Frame ground	FG	·
2	Send data	SD (TXD)	│→
3	Receive data	RD (RXD)	<u>ــــــــــــــــــــــــــــــــــــ</u>
4	Request to send	RS (RTS)	
5	Clear to send	CS (CTS)	·
6	Data set ready	DSR (DR)	•
7	Signal ground	SG	
8	Receive carrier detection	CD	·
20	Data terminal ready	DTR (ER)	•



- (1) Signals are described below.
  - (a) FG signal

Connect the cable shield to pin 1 of the AJ71C24. If both the computer and the AJ71C24 have an FG pin, connect the cable shield to one of the FG pins only.

If the cable shield is connected to both FG pins, the resulting noise may prevent correct data communications.

(b) RS signal

The AJ71C24 system turns ON/OFF the RS signal according to the setting of the CD terminal check (see Section 7.1) and the transmission method (see Section 7.2), as shown below.

Transmis- sion Method	CD terminal Check Setting	State of the CD Signal	RS Signal ON/OFF Control					
Full-duplex	Enabled	ON	When the AJ71C24 is in the ready state, the AJ71C24 system turns RS signal ON.					
		OFF	The AJ71C24 system turns the RS signal OFF.					
		ON	When the AJ71C24 is in the ready state, the					
	Disabled	OFF	AJ/1024 system turns the RS signal ON. (nor- mally ON)					
	Enabled	ON						
Half-duplex	(always set to enabled)	OFF						

Data transmission from the external device should be done confirming the RS signal controlled by the AJ71C24.

(c) CS signal

Data is only transmitted from the AJ71C24 when this signal is ON.

(d) DSR signal

Data is only transmitted from the AJ71C24 when this signal is ON.

(e) CD signal

The AJ71C24 operates according to the setting of the CD terminal check.

	CD Terminal Check Enabled	CD Terminal Check Disabled
Full- duplex	The AJ71C24 performs transmission processing when the CD signal (receive carrier detection) is ON. The transmission sequence of the AJ71C24 is initialized when the CD signal is turned OFF during data communications in the dedicated protocol.	The AJ71C24 performs transmission processing regardless of the ON/OFF state of the CD signal. (This enables data communications with those external devices which cannot control (ON/OFF) the CD signal.)
Half- duplex	See Section 5.	Setting impossible

#### (f) DTR signal

The AJ71C24 system controls the DTR signal as follows:

The AJ71C24 system turns ON the DTR signal when communications is enabled if the dedicated protocol is currently used.

The AJ71C24 system turns ON/OFF the DTR signal according to the size of available area of the receive data storage OS area during communications in the no-protocol mode. (The DTR signal turns ON when the data communications of the AJ71C24 is enabled.)

Appendix 4 gives for the ON/OFF timing of the DTR signal when using the no-protocol mode.

Since the received data is stored in the OS area when the DTR signal is OFF, read the received data using the sequence program (See Section 9).

(2) ON/OFF definitions are as follows:

ON : 5V to 15 VDC

OFF: -5 V to -15 VDC

(3) Interface connector

The following type of RS-232C connector is used. Use a matching connector.

25-pin D-sub (female) screw-fixing type

#### 3.2.3 RS-422 terminal block specifications

	Signal Abbreviation	Signal Direction AJ71C24 ↔ Computer	Description
	SDA		Send data
	SDB		Send data
	RDA	•	Receive data
⊖ sg	RDB	4	Receive data
⊕ FG	SG	· · · · · · · · · · · · · · · · · · ·	Signal ground
	FG	••	Frame ground

#### Fig. 3.2 RS-422 Terminal Block Specifications

(1) Fig. 3.3 shows the RS-422 function block diagram.



Fig. 3.3 RS-422 Function Block Diagram

#### 3.2.4 RS-422 cable specifications

An RS-422 cable is recommended in Section 3.2.1. Other types of cables may be used instead, if they conform to the specifications listed in the following table.

Item	Description				
Cable type	Shielded cable				
Number of pairs	3 Pairs				
Conductor resistance (20°C)	88.0 Ω/km or less				
Insulation resistance	10.000 MΩ km or less				
Dielectric strength	500 VDC, 1 minute				
Electrostatic capacity (1 KHz)	60 nF/km or less on average				
Characteristic impedance (100 KHz)	110 ± 10 Ω				

Fig. 3.4 RS-422 Cable Specifications (km = 0.621 mile)

#### 3.3 Functions List

The tables below list the functions available when an external device (such as a computer) and a PC CPU are connected by an AJ71C24 module.

#### 3.3.1 Functions available using dedicated protocols and commands

The functions available using dedicated protocols 1 to 4 are listed in Tables 3.3 and 3.4.

The commands in Table 3.3 are the ACPU common commands that are employed when a CPU module (see Section 2.2) is used together with an AJ71C24.

The commands in Table 3.4 are the AnACPU dedicated commands that are employed when the A2ACPU(P21/R21)(-S1) or A3ACPU(P21/R21) is used together with an AJ71C24.

Use the commands in Table 3.4 to access the AnACPU device memory. Read/write of data can be done with the whole area of each device memory.

The functions in Tables 3.3 and 3.4 are also available when a multidrop link of 1:n or m:n ratio configuration is made and when a computer link is made using the MELSECNET system.

(1) Functions available with the ACPU common commands

		Co	mmand		Number of Daint				
Function	Function		Sym- bol	ASCII Code	Description	Processed per Communications			
		Bit units	BR	42H, 52H	Reads bit devices (such as X, Y, M) in units of 1 device.	256 points			
	Batch read	Word		5711 5011	Reads bit devices (such as X, Y, M) in units of 16 devices.	32 words (512 points)			
		units	WH	5711, 5211	Reads word devices (such as D, R, T, C) in units of 1 device.	64 points			
		Bit units	вw	42H, 57H	Writes bit devices (such as X, Y, M) in units of 1 device.	160 points			
Device memory	Batch write	Word	1404/	5711 5711	Writes bit devices (such as X, Y, M) in units of 16 devices.	10 words (160 points )			
		units	****	576, 576	Writes word devices (such as D, R, T, C) in units of 1 device.	64 points			
		Bit units	вт	42H, 54H	Specifies bit devices (such as X, Y, M) and device number in units of 1 device at random and sets/resets the device.	20 points			
	Test (random write)	est andom rite) Word units	Word			Specifies bit devices (such as X, Y, M) and device number in units of 16 devices at random and sets/resets the device.	10 words (160 points)		
			VVI	57H, 54H	Specifies word devices (such as D, R, T, C) and device number in units of 1 device at random and sets/resets the device.	10 points			
	Monitor data entry	Bit units	вм	42H, 4DH	Sets bit devices to be monitored (such as X, Y, M) in units of 1 device.	40 points *1			
		Word	14/1.4	57H 4DH	Sets bit devices to be monitored (such as X, Y, M) in units of 16 devices.	20 words *1 (320 points )			
		units	44141	571,401	Sets word devices to be monitored (such as D, R, T, C) in units of 1 device.	20 points			
	Monitor	MonitorBit unitsMB4DH, 42H ParticipationReads data from devices for which device data registration has been made.Word unitsMN4DH, 4EH		Reads data from devices for which device data					
	Monitor			4DH, 4EH	registration has been made.				
	Batch read Batch write		ER	45H, 52H	Reads extension file registers (R) in units of 1 register.	64 points			
			EW 45H, 57H		Writes extension file registers (R) in units of 1 register.	64 points			
Exten- sion file register	Test (random	Test (random write) ET 45H, 54ł		45H, 54H	Specifies the extension file registers (R) in units of 1 register using block or device number and makes a random write.	10 points			
	Monitor o registrati	lata on	EM	45H, 4DH	Sets the extension file registers (R) device num- bers to be monitored in units of 1 register.	20 points			
	Monitor		Monitor		ME	4DH, 45H	Monitors the extension file register after monitor data registration.	_	

## Table 3.3 Functions List When Using a Dedicated Protocol

\_

-

-

-

	РС СР	Us with W	hich the	Comm		PC CPU St						
AOJ	A1N	A2N	A2A	A3N	Δ3Δ	Δ3H	A3M	<b>A73</b>	During	During	g RUN	Reference
2H	A1	A2 (S1)	(S1)	A3	~~~	A311	ASIM	A/3	STOP	SW22 ON	SW22 OFF	Section
												8.7.2
				0					o	0	٥	8.7.3
												8.7.4
				0					o	0	×	8.7.5
												8.7.6
				0					o	o	x	8.7.7
				0					0	o	0	8.7.8
				0					o	0	0	
 0	x				0				0	0	0	8.8.4
 0	x				٥				0	o	x	8.8.5
0	x				0				0	0	x	8.8.8
0	x				0				0	o	0	889
0	x				0				0	0	0	0.0.0

.

Table 3.3 Functions List When Using a Dedicated Protocol (Continu
---

				Co	mmand				
Function				Sym- bol	ASCII Code	De	scription	Number of Point Processed per Communications	
Buffer	Batch	read		CR	43H, 52H	Reads data from the AJ71C24 buffer memory.	Also usable for com- munications between the sequence program	64 words	
memory	Batch	ı write		cw	43H, 57H	Writes data to the AJ71C24 buffer memory.	and the external devices when a multi- drop link is made.	(128 bytes)	
Special	Batch read TR 54H, 52H Reads the contents of the special function module buffer memory.		of the special function ory.	64 words					
function module	Batch	ı write	· · ·	тw	54H, 57H	Writes data to the s buffer memory.	pecial function module	(128 bytes)	
			Other than T/C set value			Reads main sequer	ce programs.	64 steps	
	Batch	Main	T/C set value	MR	4DH, 52H	Reads T/C set value quence programs.	es used in main se-	64 points	
	read	<u> </u>	Other than T/C set value			Reads subsequence	e programs.	64 steps	
Sequence		Sub	T/C set value	SR	53H, 52H	Reads T/C set value programs.	es used in subsequence	64 points	1
Program			Other than T/C set value			Writes main sequer	ice programs.	64 steps	
	Mair Batch		T/C set value	MW	4DH, 57H	Writes T/C set value quence programs.	es used in main se-	64 points	
	write		Other than T/C set value			Writes subsequence	e programs.	64 steps	
		Sub	T/C set value	SW	53H, 57H	Writes T/C set values used in subsequence programs.		64 points	
<u> </u>	Batch Main UI		UR	55H, 52H	Reads main microc	omputer programs.			
Micro	read		Sub	VR	56H, 52H	Reads submicrocon	computer programs.		
computer program	Batch	,	Main	UW	55H, 57H	Writes main microc	128 bytes		
	write		Sun	w	56H, 57H	Writes submicrocon	nputer programs.		
	Batch	read		KR	4BH, 52H	Reads comment da	ta.		
Comment	Batch	write		кw	4BH, 57H	Writes comment da	ta.	128 bytes	
	Batch	read		PR	50H, 52H	Reads parameters f	rom PC CPU.		
Parameter	Batch	write		PW	50H, 57H	Writes parameters t	o PC CPU.	128 bytes	
	Analy	sis re	quest	PS	50H, 53H	Causes PC CPU to rewritten parameter	acknowledge and check s.	-	╞
	Remo	te RU	N	RR	52H, 52H	_			
PC CPU	Remo	te ST	OP	RS	52H, 53H	Request remote run	/stop of PC CPU.	_	
	PC C	PU rea	ad	РС	50H, 43H	Reads the type of PC CPU: A1N, A2N, A3N, A3H			
Global				GW	47H, 57H	Turns ON and OFF AJ71C24 loaded in	the global signal of the each PC CPU system.	1 point	
On-demar	nd				_	Send request is init (Available in a 1:1 r	iated by a PC CPU. atio system.)	Data length specified in the sequence pro- gram. (Max. 1760 words)	
Loopback	test			Π	54H, 54H	Echoes unchanged characters back to the 254 characters		254 characters	

	PC CP	Us with W	hich th	e Comm											
LOA	A1N	A2N	A2A	A3N	A2A	A 2 LI	A 214	A72	During	During	J RUN	Reference			
 2H	A1	A2 (S1)	(S1)	A3	АЗА	АЗП	АЗМ	A73	STOP	SW22 ON	SW22 OFF	Sections			
				<u>^</u>						•					
				U						0	0	8.9.3			
				o					0	o	o	8.10.3			
				0					0	0	x	8.10.4			
				0					0	0	0				
		x				o			0	o	o	0.40.4			
				0					0	o *2	x	8.12.4			
	0							0	0	x	x				
		x				0			0	o *2	×	×			
		x				٥			0	0	x				
	٥		x	0	x		0		0	0	o	9.10.5			
	0		x	o	x		0		o	o *2	×	8.12.5			
				0					· 0	0	0	8126			
				0					0	0	x	0.12.0			
				o					0	o	0				
				o					0	x	x	8.12.3			
				o					0	x	x				
0									o	o	0	8.11.2			
0									0	0	0	8.11.3			
				0		• •	·		0	o	0	8.13			
				0					_	o	o	8.14			
				0					٥	0	0	8.15			

\*1: When the CPU modules other than A3H, A2A(S1), and A3A are used, devices X (input) are allocated with 2 inputs per device.

To include devices X in designated devices, set as follows:

((number of designated X devices x 2) + number of other designated devices)  $\leq 40$ 

If only devices X are designated, the number of inputs usable for one communications time is half the value mentioned in the table.

\*2: Writing during a program run may be carried out if all the following conditions are met:

(This is different from the write during PC RUN with a MELSEC-A series peripheral device (e.g., A6GPP).)

- (a) The PC CPU is type A3, A3N, A3H, A3M, A73 or A3A.
- (b) The program is not the currently running program.

(includes subprograms called by the currently running main program)

- (c) The PC CPU special relay is in the following states:
  - 1) M9050 signal flow exchange contact.....OFF (A3CPU only)
  - 2) M9051 (CHG instruction disable).....ON

#### POINT

When the AJ71C24 is used together with the A2ACPU (S1) or A3ACPU, use the commands in Table 3.4 to perform the following functions:

- Batch read/write, test, monitor data registration, and monitor of device memory
- Batch read/write of extension file registers by designating device numbers (continuous numbers)
- Batch read/write of extension comments

When the commands in Table 3.3 are used, the available functions and the range of devices which can be designated are limited to those available with the A3HCPU.

Accordingly, A2ACPU(S1) and A3ACPU external devices are not accessible.

(2) Functions available with the AnACPU dedicated commands

			Com	nands		Number of	PC C	CPU St	ate	Refer-	
			Svm-	ASCI	Description	Point Processed	During	During	g RUN	ence Sec-	
Functio	'n		bol	Code		munications	STOP	SW22 ON	SW22 OFF	tions	
		Bit units	JR	4AH, 52H	Reads bit devices (such as X, Y, M) in units of 1 device.	256 points				8.7.2	
	Batch <sup>read</sup> W	atch <sup>ad</sup> Word	OB	51H,	Reads bit devices (such as X, Y, M) in units of 16 devices.	32 words (512 points)	•	•	0	973	
		units		52H	Reads word devices (such as D, R, T, C) in units of 1 device.	64 points				0.7.3	
		Bit units	JW	4AH, 57H	Writes bit devices (such as X, Y, M) in units of 1 device.	160 points				8.7.4	
	Batch write	Word	ow	51H,	Writes bit devices (such as X, Y, M) in units of 16 devices.	10 words (160 points)	•	0	×	875	
		units		57H	Writes word devices (such as D, R, T, C) in units of 1 device.	64 points				0.7.5	
Device memory Test (random write)	Bit units	л	4AH, 54H	Specifies bit devices (such as X, Y, M) and device number in units of 1 device at random and sets/resets the device.	20 points				8.7.6		
	Test (random write)	m Word	Word G	QT	51H,	Specifies bit devices (such as X, Y, M) and device number in units of 16 devices at random and sets/resets the device.	10 words (160 points)	0	o	x	077
		units	G.	54H	Specifies word devices (such as D, R, T, C) and device number in units of 1 device at random and sets/resets the device.	10 points				0.7.7	
	Monitor	Bit units	JM	4AH, 4DH	Sets bit devices to be monitored (such as X, Y, M) in units of 1 device.	40 points					
	data regist- ration	Word	OM	51H,	Sets bit devices to be monitored (such as X, Y, M) in units of 16 devices.	20 words (320 points)	•	0	0		
		units		4DH	Sets word devices to be monitored (such as D, R, T, C) in units of 1 device.	20 points				8.7.8	
	Monitor	Bit units	мј	4DH, 4AH	Reads data from devices for which		_				
		Word units	MQ	4DH, 51H	device data has been registered.			Ŭ			
Exten- sion	Direct read	Word units	NR	4EH, 52H	Reads data in units of 1 device by desig- nating the device numbers continuously regardless of the extension file register block numbers.	64 points	0	0	o	8.8.6	
file register	Direct write	Word units	NW	4EH, 57H	Writes data in units of 1 device by desig- nating the device numbers continuously regardless of the extension file register block numbers.	64 points	0	o	x	8.8.7	
Exten- sion	Batch r	ead	DR	44H, 52H	Reads the extension comment data.	100	o	0	0		
sion com- ment Batch wri		vrite	DW	44H, 57H	Writes the extension comment data.	i∠o points	0	0	x	0.12.7	

 Table 3.4 Functions List When Using a Dedicated Protocol

# POINT

The commands given in Table 3.4 can be used when the AJ71C24 is used together with the A2ACPU(S1) or A3ACPU. The whole range of device memory is accessible using these commands.

For functions other than those listed in Table 3.4, use the commands given in Table 3.3.

**MELSEC-A** 

#### 3.3.2 Functions available in the no-protocol mode

(1) Functions in the no-protocol mode

				PC C	CPU Sta	ite		
	Com- mand	Description	Number of Poin Processed per	During	During	, RUN	Reference Section	
Function			Communications	STOP	SW22 ON	SW22 OFF	Section	
Send (PC CPU → ex- ternal device)	_	A PC CPU uses the TO instruction to output data written to an AJ71C24 buffer memory area in unchanged code to an external device.	127 words (default value). Can be changed with				Section 9	
Receive (External device → PC CPU)	_	A PC CPU uses the FROM instruction to read from an AJ71C24 buffer memory which was transmitted from an external device.	buffer size set- ting (see Sec- tions 6.4.4 and 6.4.5.).				0000019	

(2) Receive completion by the completed code and by the completion data length

There are two ways to complete the data receive when an AJ71C24 is receiving data from an external device:

(a) Reading the received data using the receive completed code (receive of variable-length data)

When an AJ71C24 receives the receive completed code which is set in the buffer memory by the user from an external device, the AJ71C24 transmits a received data read request to the sequence program.

The sequence program, in response to the read request, reads the received data up to the receive completed code transmitted by the external device.

The user can freely set the receive completed code.

(b) Reading the received data using the receive-completion data length (receive of fixed-length data)

When an AJ71C24 receives data of a designated length which is set in the buffer memory by the user from an external device, the AJ71C24 transmits a received data read request to the sequence program.

The sequence program, in response to the read request, reads the received data of the designated length transmitted by the external device.

The receive-completion data length can be set within the buffer memory area allocated for the no-protocol receive.

#### POINT

- (1) The functions available with the no-protocol mode cannot be used together with the functions available with the bidirectional mode mentioned in Section 3.3.3. Select either mode using the mode setting switch (see Section 4.3.1) and by setting the bidirectional mode setting area in the special applications buffer memory area (see Sections 3.5 and 10.2).
- (2) The receive-completed code and the receive-completion data length can be set and enabled at the same time. When both of them are enabled, the received data read request to the sequence program is made in response to whichever is received first by the AJ71C24.

#### 3.3.3 Functions available in the bidirectional mode

$\overline{\}$				PC C	PU Sta	ite		
	Com- mand	Description	Number of Point Processed per	During	During	RUN	Reference Section	
Function			Communications	STOP	SW22 ON	SW22 OFF		
Send (PC CPU → computer)		A PC CPU uses the TO instruction to output data written to the AJ71C24 buffer memory area in unchanged code to a computer. When the AJ71C24 receives the response message from a computer after data send the AJ71C24 trans- mits a send completed signal to the sequence program.	127 words (default value). Can be changed with				Section 10	
Receive (Computer → PC CPU)		A PC CPU uses the FROM instruction to read data from the AJ71C24 buffer memory which was transmitted by a computer. When the AJ71C24 receives the data read completed signal from the se- quence program, the AJ71C24 trans- mits a response message for the data receive to a computer.	the buffer size setting (see Sec- tions 6.4.4 and 6.4.5.)			0		

(1) Functions in the bidirectional mode

(2) Setting data length setting for data send

The length of the data to be transmitted between an AJ71C24 and a computer is set within the send message. (see Section 1.1.1 (2) (b)).

(a) When data is transmitted to a computer:

When the data to be transmitted to a computer is output from the sequence program to an AJ71C24, the data length is written to the buffer memory of the AJ71C24.

The AJ71C24 sets the data length to a send message and transmits it along with the data to a computer.

This allows the length of a send message to vary according to the content and kind of data to be transmitted.

(b) When data is received from a computer:

When an AJ71C24 receives data from a computer, the AJ71C24 writes the data length contained in the message to its buffer memory.

The sequence program reads the data length from the buffer memory to read all the received data.

## POINT

The functions available with the bidirectional mode cannot be used together with the functions available with the no-protocol mode mentioned in Section 3.3.2. Select either mode using the mode setting switch (see Section 4.3.1) and by setting the bidirectional mode setting area in the special applications buffer memory area (see Sections 3.5 and 10.2).

#### 3.3.4 Transmission error data read function

This function permits the sequence program to read error data when the error LEDs on the front panel of the module are lit and permits the sequence program to turn OFF an error LED which is lit. Section 7.3 gives details about sequence programs.

(1) Reading transmission error data

The display status of the error LEDs is stored in buffer memory. The sequence program can read this data to permit the PC CPU to execute error checking and interlocking with data communication sequence programs.

(2) Function to turn off error LEDs

This function permits the sequence program to turn off error LEDs which are lit without resetting the PC CPU.

## 3.4 I/O Signals List for CPU

The I/O signals of the AJ71C24 for the PC CPU are listed below. The numbers (n number) appended to X and Y are determined by the installing position of the AJ71C24 and the number of I/O signals used by the I/O signal signals used by the I/O modules installed in front of the AJ71C24. (Example: Xn0  $\rightarrow$  X0 when the AJ71C24 is loaded in slot 0 of the main base unit)

(1) Input signals (AJ71C24 → PC CPU)

There are 16 input signals: Xn0 to XnF are turned ON/OFF by the AJ71C24.

Input	Signal	M	ode			Description			Reference	
Signal	Name	Dedicated protocol	No-protocol/ Bidirectional					De	scription	Sections
Хn0	Send completed	_	0	Tur dev Tur	ns ON w rice is co ns OFF	hen th mplet when `	ne sen ed wh Y(n+1	d from en Y(n )0 is tu	the AJ71C24 to the external +1)0 is turned ON. Irned OFF.	9.2, 10.2
Xn1	Received data read request	_	o	Tur nat OFI	ns ON w ed data F when `	/hen th length Y (n+1)	ne com is rec 1 is tu	npletec eived Irned (	l code, fixed length data, or desig- from the external device. Turns DN.	9.2, 10.2
Xn2	Global signal	0		Tur glo	urns ON/OFF according to the message (factor number) when a lobal command is received from a computer.					8.13
ХnЗ	On- demand function operating	0	_	Tur ing the	urns ON when the on-demand transmission is executed accord- g to the request from the sequence program. Turns OFF when e on-demand transmission is completed.					
					indicatin nected to AJ71C24 Set value of comm on the m tion setti Used by	g the s o the in I. es "A" to unicati ain cha ng swit a sequ	tate of terface o "D" of ons be annel s cch, see uence p	on the the mo tween t ide (se Section program	Additional setting switches (see Section 4.3.1) inications between the computer con- dedicated protocol side and the ode setting switches indicating the state the computer connected to the interface twith SW11, a transmission specifica- on 4.3.2) and the AJ71C24.	
Xn4	AJ71C24 message				0	OFF	OFF	OFF	AJ71C24 initializing after power	
to Xn6	sequence state					055	055		ON or OFF using protocol 1 to 4	-
					2	OFF		OFF	Received ENQ	
					3	OFF	ON	ON	Received station number (self)	
					4	ON	OFF	OFF	Waiting for response from PC after receiving all data	
					5	ON	OFF	ON	Waiting for message	
					6	ON	ON	OFF	Unused	
					7	ON	ON	ON	Unused	

Table 3.5 Input Signals List

Input	Signal	м	lode		Reference	
Signal	Name	Dedicated protocol	No-protocol/ Bidirectional	Description	Sections	
Xn7	AJ71C24 READY signal	0	o	<ol> <li>Turns ON when the AJ71C24 becomes READY after the PC CPU is enabled. (Turns ON a few seconds after the power is turned ON.) Turns OFF when an error (which discontinues the AJ71C24's opera- tion) occurs.</li> <li>Used for the READY communications signal when the no-protocol mode, bidirectional mode, or the on-demand function of the dedi- cated protocol is used.</li> </ol>	_	
Xn8 to XnC		_		Unavailable	_	
XnD	Watch dog timer error	0	o	Turns ON when the AJ71C24 watch dog timer error occurs. Remains OFF during normal operation.		
XnE XnF			_	Unavailable	_	

**POINT** Y(Yn0 to YnF) corresponding to Xn0 to XnF may be used as internal relays.

## (2) Output signals (PC CPU $\rightarrow$ AJ71C24)

There are 16 output signals:  $Y_{(n+1)0}$  to  $Y_{(n+1)F}$  are turned ON/OFF by the AJ71C24.

Table 3.6	Output	Signals	List
-----------	--------	---------	------

Output	Signal	Mode		Description	Refer-
Signal	Name	Dedicated protocol	No-protocol/ Bidirectional	Description	Sections
Y (n+1) 0	Send request	-	٥	When this signal is turned ON by the sequence program in the no-protocol mode/bidirectional mode, data written to the buffer memory is transmitted from the AJ71C24 to an external device. (After Xn0 is turned ON, Y(n+1)0 is turned OFF.	9.2, 10.2
Y (n+1)1	Received data read completed	_	o	This signal turns ON in the no-protocol mode/bidirectional mode, when the PC CPU has completed reading the data received from an external device. This data is stored in the AJ71C24 buffer memory. (After Xn1 is turned OFF, Y(n+1)1 is turned OFF.	9.2, 10.2
Y (n+1) 2 to Y (n+1)F	_	-	-	Reserved	_

# IMPORTANT

Y(n+1)2 to Y(n+1)F are reserved for system use only. AJ71C24 functions cannot be guaranteed if these signals are turned ON or OFF by a sequence program.

## REMARK

Example: Use of input signals Xn4 to Xn6.

Request from computer



#### 3.5 Buffer Memory Applications and Allocation

The term "buffer memory" used in this manual refers to a memory area of an AJ71C24 used to store the control and communications data which is transmitted between an external device (e.g., a computer) and a PC CPU.

The buffer memory can be accessed from the sequence program by using the FROM/TO instruction.

The buffer memory can be accessed from an external device by using the buffer memory read/write command (CR, CW) with dedicated protocols 1 to 4.

(1) Buffer memory applications

There are two types of buffer memory area. One area may be used freely by the user, but the other area has a special application.

(a) User area

There are four applications of the user area, which can be categorized as follows.

1) Data receive area in no-protocol mode/bidirectional mode

This area stores data transmitted from an external device in the no-protocol mode or bidirectional mode.

2) No-protocol mode/bidirectional mode data send area

This area stores data from the PC CPU to be transmitted to an external device.

3) On-demand data storage area

This area stores send data to be transmitted from the sequence program to an external device using the on-demand function.

4) Area when using buffer memory read/write commands

This area stores data when communication is made using protocols 1 to 4 for buffer memory read/write commands (CR,CW).

(b) Special applications area

The applications of this memory area are fixed. They are used to determine the data communications format and to change the allocation of the memory area for section (a) above.

When the power is turned ON or the PC CPU is reset, default values are written to this special applications area.

Default values can be changed to suit the purposes and applications of data transmission and the specifications of the external device. Section 7 gives details. (2) Buffer memory allocation

The buffer memory consists of 16-bit addresses. The buffer memory has no back-up battery.

The buffer memory address names and values for each address are listed in the following table.

#### IMPORTANT

Buffer memory addresses 10EH, 118H to 11FH are reserved for system use only. Data written to this area will prevent correct operation of the AJ71C24.

The following table shows the contents of the buffer memory allocation.

The memory areas which are used with the no-protocol mode or the bidirectional mode are listed as those to be used with the no-protocol mode.

The memory areas function the same way in either mode. When the bidirectional mode is required, see the following table, changing "no-protocol" to "bidirectional".

	p.#~-	Mamony Address Nemas	Dofoult Values	Dedicated	No-	Bidirec-
	Buffer		Detault values	Protocol	Protocol	tional
		No-protocol send data length storage area	I No-		0	0
User area	User i No-protocol send buffer memory area Area for area (Send data storage area)		isend area	0.*3	•	, o
(256 words)	default	No-protocol received data l length storage area.	No-	0.3	0	0
		No-protocol receive buffer memory area (Received data storage area)	receive area		0	0
Area to sp	ecify receive	completed code in no-protocol mode	0D0AH (CR, LF)	_	0	—
Error LED	display OFF	state storage area	0	_		
Error LED	turn OFF req	uest area	0	0	0	0
Area to sp	ecify word o	r byte units in no-protocol mode	0 (words)	o *1	0	•
Area to sp protocol m	ecify head ac ode	ddress of send buffer memory for no-	0		0	0
Area to sp	ecify send bu	uffer size for no-protocol mode	80H		0	0
Area to sp protocol m	ecify head ad	ddress of receive buffer memory for no-	80H	_	0	o
Area to spe	cify receive b	uffer size for no-protocol mode	80H	_	0	0
Area to sp protocol m	ecify receive ode	e completion 1 on data length in no-	127 (words)	-	0	
Area to sp	ecify head a	ddress of on-demand buffer memory	0	0	_	-
Area to sp	ecify on-dem	and buffer size	0	o		-
Area to sp	ecify RS-232	C CD terminal check	0 (check CD terminal)	0	0	0
Storage ar	ea for on-de	mand errors	0		—	-
Receive da	ata clear requ	uest area for no-protocol mode	0	—	0	-
System are	ea (unavailat	ple)	<u> </u>	_	_	-
RS-232C o	ommunicatio	ons mode setting area	0 (Full-duplex transmission)	0	0	0
Simultaneo	us send priori	ity/non-priority setting area*2	0 (Priority)	0	•	o
Send meth	od setting a	rea when transmission is resumed*2	0 (No retransmission)	0	•	0
Bidirection	al mode sett	ing area	(No-protocol mode)			0
Time-out c	heck time se	area	0 (Infinite)		-	0
Simultane	ous transmis	sion data valid/invalid setting area	0 (Data valid)	_	_	0
Check sun	n enable/disa	able setting area	0 (Check sum enabled)	—		0
Data send	error storage	e area	0	_		
Data receiv	/e error stora	age area	0		_	
System are	ea (unavailat	ole)		_	_	
User area	(1760 words)	)	0	o *3	o *3	o *3

Table	3.7	Buffer	Memory
IUNIC	v.,	Danoi	memory

.

- \*1: The unit of the transmission (send/receive) data in the no-protocol mode or bidirectional mode or of the send data when the on-demand function of the dedicated protocol is used.
- \*2: Set this when the RS-232C interface is set to half-duplex communications.
- \*3: Areas should be allocated so that they do not overlap with each other when (a) data is transmitted in the no-protocol mode or bidirectional mode, or (b) when more than one function of data transmission using the on-demand function of the dedicated protocol is used.
- \*4: Change the default values marked by the dot symbol (•) attached to the right of the address only when the READY signal of the AJ71C24 is turned ON after the power is turned ON or the PC CPU is reset.

## 4. SETTINGS AND PROCEDURES BEFORE OPERATION

#### 4.1 Settings and Procedures before Operation

The settings and procedures which have to be done before a system using the AJ71C24 can be started are described below.



Appendix 12 contains the form sheet for recording the setting values of the AJ71C24.

# 4. SETTINGS AND PROCEDURES BEFORE OPERATION MELSEC-A

## 4.2 Nomenclature

## 4.2.1 Nomenclature

r

D

RUN 2-C/N 2-50 2-P/S 2-R0 2-R0		No.	Name	Description	Reference Sections
2-NEU 4-C/M 2-NCK 4-P/S 2-NAK 4-P/S 2-NAK 4-PRO 4-NEU 4-SO 4-ACK 4-SO 4-SO 4-SO		(1)	Indicator LEDs	Display the operating status, computer communications underway, and alarms.	4.2.2
STATION NO. () x10 x10 x10 x10 x10 x10 x10 x10	(2)	(2)	Station number setting switches	Switch to set the station number in a computer link system. The station number may be set to any value which does not duplicate another station number. Setting range 0 to 31. (Factory-set to 0)	4.3.3
		(3)	Transmission specification setting switches	Used to select RS-422/RS-232C, data bit, parity presence absence, stop bit, sum check, etc.	4.3.2
- K-212-C		(4)	Mode setting switch	Switch for selecting transmission con- trol protocol	4.3.1
		(5)	RS-232C connector	RS-232C connector for linking AJ71C24 with computer.	3.2.2 4.5.2
		(6)	RS-422 terminal block	RS-422 terminal block for connecting AJ71C24 with computer or another AJ71C24. Terminal block screws are M4.	3.2.3 4.5.3 4.5.4
22222222222222222222222222222222222222		SM     2-5/5       2-80     2-5/5       2-80     2-5/5       2-80     2-5/5       2-80     2-5/5       2-80     2-5/5       2-80     2-5/5       2-80     2-5/5       2-80     2-5/5       2-80     2-5/5       2-80     2-5/5       2-80     2-5/5       2-80     2-5/5       2-80     2-5/5       2-80     508       80     808       80     808       80     808	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Station No.     Name       Station NO.     (1)     Indicator LEDs       Station NO.     (2)     Station number setting switches       Station NO.     (2)     (2)       Station specification setting switches     (3)     Transmission specification setting switches       Station NO.     (3)     Station specification setting switches       Station NO.     (3)     Station specification setting switches       Station Sca     (4)     (3)     Station setting switches       Station Sca     (4)     (3)     Station setting switches       Station Sca     (6)     RS-232C connector       Sca     (6)     RS-422 terminal block	No.       Name       Description         Indicator LEDs       Display the operating status, computer communications underway, and alarms.         Indicator LEDs       Display the operating status, computer communications underway, and alarms.         Image: Image

(

# 4.2.2 LED signals and displays

LED Area Details	LED No.	LED	Meaning of LED Display	LED ON	LED OFF	Initial Status of LED
	0	RUN	Normal run	Normal	Error	ON
	1	2-SD	RS-232C transmitting	Flashes durir transmission	lashes during data ransmission	
	2	2-RD	RS-232C receiving	Flashes durin receive	ig data	OFF
	4	2-NEU	RS-232C neutral	Transmis- sion se- quence initial state (waiting for ENQ)	ENQ received	*
	5	2-ACK	RS-232C ACK	After send- ing ACK	After send- ing NAK	OFF
(Example) (Example) LED No. 0 RUN OO 2-C/N 16 1 2-SD OO 2-P/S 17 2 2-RD OO 12-P/S 16 16	6	2-NAK	RS-232C NAK	After send- ing NAK	After send- ing ACK	OFF
	7	4-NEU	RS-422 neutral	Transmis- sion se- quence initial state (waiting for ENQ)	ENQ received	*
(Unused) OO 2-SIO 19 4 2-NEU OO 4-C/N 20 5 2-ACK OO 4-P/S 21	8	4-ACK	RS-422 ACK	After send- ing ACK	After send- ing NAK	OFF
6         2×NAK         OO         4-PRO         21           6         2×NAK         OO         4-PRO         22           7         4-NEU         OO         4-SIO         23           8         4-ACK         OO         (Unused)           9         4-NAK         OO         CPU RW         25           10         4-SD         OO         11         4-RD	9	4-NAK	RS-422 NAK	After send- ing NAK	After send- ing ACK	OFF
	10	4-SD	RS-422 transmission status	Flashes during data transmission		OFF
(Unused)	11	4-RD	RS-422 received data status	Flashes durin receive	g data	OFF
	16	2-C/N	Result of RS-232C and PC CPU communications	See (4) below	Normal	OFF
	17	2-P/S	RS-232C parity/sum check errpr	Parity/sum check error	Normal	OFF
	18	2-PRO	RS-232C protocol error	Communica- tions protocol error	Normal	OFF
	19	2-810	RS-232C SIO error	Overrun, framing error	Normal	OFF
	20	4-C/N	Result of RS-422 and PC CPU communications	Parity/sum check error	See(4) below	OFF
	21	4-P/S	RS-422 parity/sum check error	Parity/sum check error	Normal	OFF
	22	4-PRO	RS-422 protocol error	Communica- tion protocol error	Normal	OFF
	23	4-SIO	RS-422 SIO error	Overrun, framing error	Normal	OFF
	25	CPUR/W	Communications with PC CPU	Flashes durin munications v (ON at no cor tions)	g com- with PC CPU mmunica-	ON

• varies according to the switch setting as shown in the following table.

# 4. SETTINGS AND PROCEDURES BEFORE OPERATION

Mode Setting		1 to 4	5 to 8	9	A t	o D	F
Main Cha	LED	RS-232C RS-422	RS-232C RS-422	RS-232C RS-422	RS-232C	R\$-422	RS232C RS-422
4	2-NEU	ON	OFF	OFF	ON	OFF	OFF
7	4-NEU	OFF	ON	OFF	OFF	ON	OFF

(1) LEDs 2-C/N to 4-SIO (LED Nos.16 to 23) above light when an error occurs.

The ON/OFF status of the LED Nos. 16 to 23 are stored in the buffer memory at address 101H. The status can be read using the PC CPU instruction which permits checking by a sequence program.

(2) After any LED 2-C/N to 4-SIO (LED Nos. 16 to 23) is ON, they remain ON even when the cause of the error is eliminated.

It is necessary to send a turn-off request to address 102H of the buffer memory using the sequence program TO instruction to turn OFF the LED.

- (3) LEDs RUN to 4-RD (LED Nos. 0 to 11) and CPU R/W (LED No.25) above light corresponding to the relevant status.
- (4) LEDs 2-C/N and 4-C/N (LED Nos. 16 and 20) above light in the following circumstances:
  - (a) When the AJ71C24 attempts to make an illegal access while the PC CPU is running (a write during program execution, for example).
  - (b) During abnormal PC CPU access.
- (5) The "initial state" column indicates the status when the power is turned ON or the PC CPU is reset.

#### 4.3 Settings

This section describes the setting methods and explains the settings of the transmission control protocol and communications specifications (data length, sum check, etc.).

After changing the settings, turn the PC CPU power supply OFF and back ON, or reset the PC CPU.

#### 4.3.1 Setting the dedicated protocol, no-protocol mode, or bidirectional mode

(1) The method of setting the transmission control protocol and the meaning of the switch settings are described in the table below.

When the mode switch is set to "1" to "8" and the bidirectional mode setting area in the buffer memory is set to "1", the no-protocol mode in the following table changes to the bidirectional mode.

All mode settings in the following table are in the no-protocol mode.

Mode Setting	Mode Setting	Mode S	ettings				
Switch	Switch Number	RS-232C	RS-422	Notes			
	0	Unus	able				
	1	Protocol 1	No-protocol	For connection of computers to RS-232C and			
	2	Protocol 2	No-protocol	RS-422 individually, or for connection of a			
	3	Protocol 3	No-protocol	Both interfaces work independently.			
	4	Protocol 4	No-protocol				
0.20	5	No-protocol	Protocol 1				
ABODE	6	No-protocol	Protocol 2				
	7	No-protocol	Protocol 3				
6 5 4 3 2	8	No-protocol	Protocol 4				
MODE	9	No-protocol +-	No-protocol	This mode is used to enable a no-protocol computer link with all devices connected to the RS-232C and RS-422 interfaces. Data transmitted by a computer can be received by all AJ71C24 modules. *1			
	A	Protocol 1 +-	→ Protocol 1	This mode is used to enable a dedicated			
	В	Protocol 2 +	→ Protocol 2	protocol computer link with all devices con-			
	С	Protocol 3 +-	→ Protocol 3	faces. Data transmitted by a computer can			
	D	Protocol 4 +-	→ Protocol 4	be received by the AJ71C24 designated by the send message. *1			
	E	Unus	able				
	F	For mod	fule test	RS-232C and RS-422 operate independently.			

\*1 : When the mode switch is set to "9" to "D", the RS-232C and the RS-422 interfaces operate as if interlocked with each other.

# POINT

Key points when setting modes.

- (1) The RS-232C and RS-422 transmission specification protocols are identical. (See Section 4.3.2).
- (2) To use the RS-232C and the RS-422 with a single mode, set the mode switch to "1" to "8".
- (3) If there is any interface which is not connected to any external device when the mode setting is at "9" to "D", noise will come in through such an interface and normal communications cannot be done. In such a case, change the mode setting to "1" to "8".
- (4) When the computers and the AJ71C24 modules are connected in an m:n multidrop link with the dedicated protocol, do not use protocol 3 ("7", "C").
- (5) Sections 2.3.1 to 2.3.6 and 4.5.4 give the examples of settings with different system configurations.

4.3.2 Setting of transmission specifications, main channels, and terminal resistance	4.3.2	Setting of transmission	specifications,	main channels,	and terminal resistance
--	-------	-------------------------	-----------------	----------------	-------------------------

Setting of	Setting		Position of Setting Switch							Nataa	
Switches	Switches	Setting items		ON		OFF				Notes	
	SW11	Main channel settings		R\$-4	122			RS-	232C		Valid for modes 9 to D
	SW12	Data length	8 bits			7 bits			~		
SW11 SW12 SW13 SW14 SW15	SW13 SW14 SW15	Baud rate Transmis- sion speed setting	300 OFF OFF OFF	600 ON OFF OFF	1200 OFF ON OFF	2400 ON ON OFF	4800 OFF OFF ON	9600 ON OFF ON	19200 OFF ON ON	Un- usable ON ON ON	-
SW16	SW16	Parity check	Enabled			Disabled			-		
SW21 SW22 SW22 SW23 SW24	SW17	Parity setting	Even				Odd			Valid only when parity check "enabled" is selected	
	SW18 Stop bit 21		2 bits			1 bit			-		
SW21 Sum ch		Sum check	Enabled			Disabled					
	SW22	Write during RUN	Enabled		Disabled				-		
SW23 Send area SW23 terminal resistance		Present				Absent			Valid only when RS-422 is used		
	SW24	Receive area terminal resistance	Present		Absent						

(1) Main channel

> The main channel in the above table refers to the interface to which the computer is connected. The main channel setting is valid only for modes 9 to D.

In other modes, the setting switch may be in the ON or OFF position.

(Section 4.5.4 gives the setting examples for different system configurations.)

Setting the main channel defines data flow as shown below:

Data received through the main channel is automatically transmitted through the sub channel.

Data received through the sub channel is automatically transmitted through the main channel.

When the mode switch is set to "9" to "D", only the processing request commands, transmitted from other stations and received through the main channel of the self, are valid with the set mode.

The AJ71C24 executes the requested processing and transmits the result through the main channel.





RS-422 is set to the main channel

(2) Transmission specifications

RS-232C is set to the main channel

The RS-232C and RS-422 use the same transmission specifications. They cannot operate with two different transmission specifications settings.

Do not set the "unusable" baud rate setting (SW13, 14, and 15 ON).

If these switches are set, the RUN indicator LED (LED No. 0) is turned OFF and operation is not possible.

Sum check (3)

> Set whether the sum check code is added or not added to the end of the message, when the computer link operates with the dedicated protocol.

> Sections 8.4.1 to 8.4.4 and 8.4.5 (7) give the message structure and sum check code when the sum check setting is "Enabled".

(4) Write during RUN

Set whether a processing requested by the external device is executed or not executed by the PC CPU in the RUN state when the computer link operates with the dedicated protocol.

Section 3.3.1 gives the functions available with this setting.

(5) Terminal resistance at send and receive

When using the RS-422 cable, set the terminal resistance to "Present" at the stations connected to the both sides of the station which is linked with the RS-422 cable.

If this setting is not correct, normal computer link operations cannot be done.

The following chart shows examples of settings. Shaded boxes indicate the stations where terminal resistance needs to be set, and white boxes indicate the stations where terminal resistance need not be set. (Appendix 6 gives the settings to be done on the computers.)

Computer to PC CPU Ratio	System Configurations	Setting of AJ71C24 Where Terminal Resistance Needs to be Set		
		SW23	SW24	
1:1	Computer RS-422 C24	ON	ON	
	Computer RS-232C RS-422 C24 C24 C24 C24 C24 C24	ON	ON	
1 : n	$\begin{array}{c} \hline Computer \\ RS-422 \\ \hline C24 \\ \hline$	ON	ON	
m : n	Computer     RS-422     Computer     Computer       RS-232C           C24     C24     C24     C24     C24	ON OFF (Set eith	OFF or ON er to ON)	

#### 4.3.3 Station number setting

The station number is set on all AJ71C24s so that the computer knows which AJ71C24 to access in a 1 : n ratio computer link system.



# POINT

- (1) Use caution not to set a station number which duplicates another station number. This leads to destruction of transmission data and precludes correct data communications.
- (2) When the computers and AJ71C24 modules are linked in an m : n ratio, set station numbers only for the AJ71C24s.

Set the station numbers for the computers to perform communications between them. Setting range is 128 (80H) to 159 (9FH). (See Section 6.2.1).

#### 4.4 Loading and Installation

- 4.4.1 Handling Instructions
  - (1) Protect the AJ71C24 and its terminal block impact.
  - (2) Do not touch or remove the printed circuit board from the case.
  - (3) Do not allow metal particles or wire offcuts to enter the AJ71C24.
  - (4) Tighten the module mounting and terminal screws as specified below.

Screw	Tightening Torque kg·cm(lb·inch)
RS-422 terminal block installation screws (M4)	8(6.93) to 14(12.13)
Module mounting screws (optional) (M4)	8(6.93) to 12(10.39)

(5) To load the AJ71C24 onto the base, press the AJ71C24 against the base so that the latch is securely locked. To unload the AJ71C24, push the latch and, after the latch is disengaged from the base, pull the AJ71C24 toward you.

#### 4.4.2 Installation environment

Never install the system in the following environments:

- Locations where ambient temperature is outside the range 0 to 55°C (32 to 131°F).
- (2) Locations where ambient humidity is outside the range of 10 to 90%RH.
- (3) Locations where dew condensation takes place due to sudden temperature changes.
- (4) Locations where there are corrosive gasses and combustible gasses.
- (5) Locations where there is a high level of conductive powder, such as dust and iron filings, oil mist, salt, and organic solvent.
- (6) Locations exposed to the direct rays of the sun.
- (7) Locations where strong power and magnetic fields are generated.
- (8) Locations where vibration and shock are directly transmitted to the main unit.

I

#### 4.5 External Wiring

#### 4.5.1 Precautions during wiring

External wiring which is resistant to external noise effects is a prerequisite for reliable AJ71C24 operations (full use of all available functions).

When doing external wiring of the AJ71C24, the following precautions must be taken:

- (1) Keep main circuit wiring, high-voltage wiring, and other load-carrying wiring outside the PC CPU separate from AJ71C24 wiring. Never bundle them together. This prevents noise and surge-induction effects.
- (2) Ground the shield of shielded wires and cables at only one point.
- (3) The RS-422 terminal has M4 screw connectors. Fasten suitably-sized crimped terminals to the ends of the cables before connecting the cables to the terminals.

#### 4.5.2 Connecting the RS-232C connectors

Precautions and examples of connections to an RS-232C connector is shown in the diagram below.

- (1) Precautions during connections
  - (a) If the FG and SG terminals are connected inside a device connected to the RS-232C connector, do not use terminal No. 1 of the RS-232C connector of the AJ71C24.
  - (b) If half-duplex transmission (see Section 7.2 for the setting method) is used, perform wiring so that the CD signal of the AJ71C24 can be controlled by the external device.

Also, set the AJ71C24 to execute the CD terminal check (see Section 7.1).

Section 5.4 gives the ON/OFF timing control of the CD signal of the AJ71C24 using the external device.
- (2) Examples
  - (a) Connections to a device which can turn the CD terminal signal ON (for full-/half-duplex transmissions)

AJ71	C24	Cable Connections and	Computer		
Signal Names	Pin Numbers	Signal Directions	Signal Names		
FG	1	·	FG		
SD(TXD)	2		SD(TXD)		
RD(RXD)	3		RD(RXD)		
RS	4		RS		
CS(CTS)	5		CS(CTS)		
DSR(DR)	6	$\sim$	DSR(DR)		
SG	7		SG		
CD	8		CD		
DTR(ER)	20		DTR(ER)		

- (b) Connections to a device which cannot turn the CD terminal signal ON (for full-duplex transmission)
  - 1) When wired as in step (a) above, disable the RS-232C CD terminal check.
  - 2) If the RS-232C CD terminal check function is enabled, wire the connectors as shown below.

AJ71	C24	Cable Connections and	Computer		
Signal Names	Pin Numbers	Signal Directions	Signal Names		
FG	1	·•	FG		
SD(TXD)	2		SD(TXD)		
RD(RXD)	3		RD(RXD)		
RS	4		RS		
CS(CTS)	5	┣━━╡ └━━┫	CS(CTS)		
DSR(DR)	6		DSR(DR)		
SG	7		SG		
CD	8		CD		
DTR(ER)	20		DTR(ER)		

1

#### 4.5.3 Connecting the RS-422 connectors

When connecting to an RS-422 connector, the following precautions must be taken. Connection examples are given in the diagram below.

- (1) Precautions during connections
  - (a) To transmit FG and SG signals of the AJ71C24 to an external device, perform connections conforming to the specifications of the external device.
  - (b) The following example uses a 1:1 connection ratio between a computer and an AJ71C24.

Section 4.5.4 explains 1:n ("n" is up to 32) and m:n connection ratios (total of "m" and "n" is a maximum of 32) between computers and AJ71C24 modules.

AJ71C24	Cable Connections and	Computer	
Signal Names	Signal Directions	Signal Names	Description
SDA	<u> </u>	RDA	Receive data
SDB	└── <sup>─</sup> ── <sup>─</sup>	RDB	Receive data
RDA	┣╾╼ <i>╌</i> ╱┍╾╶┤	SDA	Send data
RDB	┝╾	\$DB	Send data
	⊢	RSA	Request to send
		RSB	Request to send
	<u>ا</u> ا	CSA	Clear to send
	<b>ب</b> ــا	CSB	Clear to send
SG	<b>-</b>	SG	Signal ground
FG	•	FG	Frame ground

(2) Example

\*1: Section 3.2.3 gives the signal assignment of the RS-422 terminal on the AJ71C24.

#### 4.5.4 Connecting a multidrop link and setting modes and terminal resistance

The following gives an example of the multidrop link which consists of computers and AJ71C24 modules.

Sections 4.5.2 and 4.5.3 explain the connection of the signal cables which are not shown in the figure.

(SW23: [], SW24: []) shown above the AJ71C24 indicate the terminal resistance settings.

(Mode: [] to [], Main:[]) shown below the AJ71C24 indicate the ranges of the mode setting switches and the interface setting with the main channel setting switch (only for related stations) when a multidrop link is constructed.

Values in () on the top row are for the dedicated protocol. Those on the bottom row are for the no-protocol mode.

Mode: [] to [] .... Setting range of the mode setting switch for that station (see Section 4.3.1).

Main: [] .... The interface on the main channel setting of that station (see Section 4.3.2). Only those for related stations are shown.

### REMARK

Set the terminal resistance of the stations which are connected to both ends of the RS-422 line to "Enable" when a multidrop link is constructed.

- (1) 1 : n connection ratio
  - (a) A computer and station 0 AJ71C24 are connected through the RS-232C port:



# 4. SETTINGS AND PROCEDURES BEFORE OPERATION

SW23 : OFF Terminal resistance SW23 : OFF SW23 : ON SW24 : OFF SW24 : OFF SW24 : ON setting required Station n Computer Station 0 Station 1 RS-422 RS-422 RS-422 AJ71C24 AJ71C24 AJ71C24 SDA SDA SDA -SDA SDB SDB SDB SDB RDA RDA RDA **RDA** RDB RDB RDB RDB ſ SG SG SG SG Ζ J FG FG FG FG (Modes: 5 to 8) Dedicated Dedicated (Modes: 5 to 8) Dedicated (Modes: 5 to 8) No-protocol (Modes: 1 to 4) No-protocol (Modes: 1 to 4) No-protocol (Modes: 1 to 4)

(b) A computer and station 0 AJ71C24 are connected through the RS-422 port:

- (2) m:n connection ratio
  - (a) The computer and the AJ71C24 are connected through the RS-232C, and the AJ71C24 modules are connected through the RS-422.



**MELSEC-A** 

# 4. SETTINGS AND PROCEDURES BEFORE OPERATION

**MELSEC-A** 

(b) The computer and the AJ71C24 are connected through the RS-232C and RS-422, and the AJ71C24 modules are connected through the RS-422.



(c) The computer and the AJ71C24 are connected through the RS-422.



#### 4.6 Self-loopback Test

The self-loopback test function is used (when the AJ71C24 is not connected to the computer) to check that the AJ7C24 module is operating normally. This function is selected by setting the mode setting switch to "F".

#### 4.6.1 Procedure to carry out the self-loopback test

The procedure to carry out the self-loopback test is as follows:

Step 1 Connect the cables

Connect cables to the RS-232C and RS-422 connectors as shown below.

RS-2	32C Cable	Connections	RS-422 Cable Connections					
AJ71 Signal names	Pin number	Cable Connections	AJ71C24 Signal Names	Cable Connections				
FG	1		SDA					
SD	2	└────┐	SDB					
RD	3		RDA					
RS	4	<u> </u>	RDB	<b>_</b>				
CS	5	┝ <u>───</u> ┘ │	SG					
DSR	6	<b>↓</b> \	FG					
SG	7	1						
CD	8	┝──┥						
DTR	20	ļJ						
	•	•						

Step 2 Set the mode setting switch

Set the mode setting switch to "F" to select the self-loopback test. (Section 4.3.1 tells details of how to set this switch.)

# 4. SETTINGS AND PROCEDURES BEFORE OPERATION

**MELSEC-A** 

- Step 3 Execute the self-loopback test
  - (1) Turn the PC CPU power supply ON or reset the PC CPU.

The test starts automatically when the AJ71C24 READY signal turns ON. The READY signal turns ON a few seconds after the power supply is turned ON or the PC CPU is reset.

(2) Check sequence

Checks are executed out in the following order:

- 1) PC CPU communications check
- 2) RS-232C communications check
- 3) RS-422 communications check

The checks are then repeated. The checks are completed within one second. The checks are executed automatically by the AJ71C24.

(3) Check the LED display status, as described in Section 4.6.2.

Normal : Follow procedure (4) to end the test.

Error : Correct the error and repeat the self-loopback test

- (4) When checks are completed:
  - 1) Turn the power supply OFF.
  - 2) Disconnect the cables. Connect the cables to link with the computers.
  - 3) Change the setting of the mode setting switch. ("1" to "D")

### POINT

When the A2A(S1) or A3ACPU is used, up to 6 AJ71C24 modules can be connected to each PC CPU. When other types of PC CPUs are used, 1 or 2 AJ71C24 modules can be loaded to each PC CPU. However, do not execute the self-loopback test with both modules simultaneously (this will result in a PC CPU communications check error).

(

(

1

### 4.6.2 Self-loopback test operations

Check Items	Check Descriptions	Normal Ind LED	licator	Error Indicat	or LED	Information Flow	
	After writing data to special data register D9072, the	2-C/N (LED No. 16)	OFF			R\$-232C	
communication check	it. If the data matches, it is changed and the procedure is repeated. If data does not match, an error is indicated.	PC CPU R/W (LED No. 25)	Flashing	2-C/N (LED No. 16)	ON	PC CPU RS-422 AJ71C24	
	Checks data sent from RS- 232C connector. If normal, A 171C24 changes data and	2-SIO (LED No. 19)	OFF	2-SIO (LED No. 19)			
RS-232C com- munications check	If not normal, an error is indi- cated. An error is indicated	2-SD (LED No. 1)	Flashing		ON	RS-422	
	if no cable is connected.	2-RD (LED No. 2)				AJ71C24	
	Checks data sent from RS- 422 connector. If normal,	4-SIO (LED No. 23)	OFF			☐ RS-232C	
RS-422 com- munications check	the procedure is repeated. If not normal, an error is indi- cated. An error is indicated	4-SD (LED No. 10)	Floohing	4-SIO (LED No. 23)	ON		
	if no cable is connected.	4-RD (LED No. 11)	riasiing			AJ71C24 RS-422	

\*The test continues even if an error occurred with a checking item.

#### 4.7 Loopback Test

The loopback test checks the correctness of data communications between the computer and the AJ71C24 using the dedicated command (TT) with the dedicated protocols 1 to 4.

The procedure to execute the loopback test is as follows:

Step 1 Connect the computer and AJ71C24

Connect the cable between the computer and AJ71C24 as described in Section 4.5.

Step 2 Mode switch settings

Set the mode switch to "1" to "D" to set the testing interface for the dedicated protocol. (Section 4.3.1 gives detail of the setting method.)

Step 3 PC CPU start-up

Turn the power to the PC CPU ON or reset the PC CPU. The AJ71C24 ready signal turns ON (ready for operation), after which the loopback test can be executed.

(The ready signal turns ON at a few seconds after the AJ71C24 is turned ON or reset.)

- Step 4 Execute the loopback test command
  - (1) Create a program to be tested and transmit the command and data to the AJ71C24.

Section 8.4 gives the message structure of formats 1 to 4, and Section 8.15 gives the loopback command (TT).

- (2) The AJ71C24 transmits the unchanged data back to the computer.
- Step 5 Computer consistency check
  - (1) Check at the computer if data transmitted from the computer to the AJ71C24 is identical with the data transmitted back from the AJ71C24 to the computer.

Identical data indicates that the communication between the computer and AJ71C24 is normal.

If the data transmitted from the computer to the AJ71C24 and the data transmitted back from the AJ71C24 to the computer are not identical, the transmission specification settings probably do not match or the CD terminal is repeatedly turning ON/OFF. Use the troubleshooting charts in Sections 11.2.5 and 11.2.6 to determine and correct the problem. Then repeat the loopback test.

# 4. SETTINGS AND PROCEDURES BEFORE OPERATION

**MELSEC-A** 

(2) If data communications is not possible

The hardware settings or cable connections have probably not been done correctly.

Use the troubleshooting charts in Sections 11.2.2, 11.2.3, and 11.2.4 to determine and correct the problem and then repeat the loopback test.

(3) After the loopback test is finished, a computer link which uses the dedicated protocol is enabled.

When a computer link uses the no-protocol/bidirectional mode, do the following:

- •Set the mode switches.
- •Turn the power to the PC CPU OFF/ON or reset the PC CPU.

After doing the above, the computer link operation is enabled.

#### 4.8 Inspection and Maintenance

The AJ71C24 module itself requires no particular inspection procedures. However, carry out the inspections listed in the PC CPU User's Manual to ensure optimum system performance.

## 5. HALF-DUPLEX COMMUNICATIONS USING THE RS-232C INTERFACE

This section explains how to do half-duplex communications using an RS-232C interface to connect an external device and an AJ71C24.

This section does not apply to full-duplex communications.

AJ71C24 can do half-duplex communications with an external device by using the RS-232C interface by setting buffer memory.

While receiving data from an external device in half-duplex communications, data is not transmitted from the AJ71C24 to the external device.

The key points for doing half-duplex communications between an external device and the AJ71C24 using the RS-232C connector are as follows:

- •System configurations and functions
- Buffer memory settings
- •Wiring
- •ON/OFF timing of the CD and RS signals of the AJ71C24

#### 5.1 System Configurations and Functions

The following figure shows (a) the system configurations of the external device and the PC CPU that can do half-duplex communications, and (b) the functions of the AJ71C24

Functions	Dedicated	i Protocol	No-protocol Mode/bidirec- tional Mode
System Configurations (external device : PC CPU)	Data Communications by a Command Transmitted from the External Device	Data Send from the PC CPU by the On- demand Function	Data Send and Data Receive
1:1	0	o*1	o*2
1 ; n	0	x	×

o: Usable

- x: Unusable
- \*1 During data communicates, the send timing of data that a sequence program requested to send changes due to the on-demand function.

See Section 8.14.2.

The send timing also changes as mentioned in \*2 below.

\*2 Send timing of data sent from the AJ71C24 and the external device changes according to the set timing of "priority/non-priority at the simul-taneous transmission" set with the AJ71C24.

See Section 5.4.

#### 5.2 Buffer Memory Settings

The following describes the buffer settings of the AJ71C24 for doing halfduplex communications.

Perform the following settings with the sequence program only when the AJ71C24 READY signal is turned ON after the CPU is reset or when the PC CPU is turned ON.

Section 7.2 gives setting details.

(1) Communications setting using the RS-232C interface (Address 10FH)

Set "1" to do half-duplex communications.

(2) Setting of priority/non-priority at the simultaneous transmission (Address 110H)

When the AJ71C24 and the external device begin transmitting data simultaneously in half-duplex communications, designate (a) continuation (priority) of the send from the AJ71C24, or (b) interruption (non-priority).

Set "0" to designate " priority ".

Set "1" to "225" to designate " non-priority ".

This set value is the send wait time (unit :10 msec), until data transmission starts, after the data send state is restarted.

1

## POINT

When an AJ71C24 is set to " priority ", the AJ71C24 keeps on transmitting data and ignoring received data. Even if data is transmitted from the external device after the AJ71C24 has started data transmission.

The external device that transmits data must execute the following so that the AJ71C24 does not ignore received data:

•Transmit response messages to start communications

•Resend data when a time out error of a response message occurs.

(3) Setting the method of resend (Address 111H)

When setting " half-duplex communications "+" non-priority " according to (1) and (2), this setting becomes valid.

As for simultaneous transmission from the external device and the AJ71C24, when the AJ71C24 restarts the send after interruption of the send, designate whether the interrupted message is transmitted again from the beginning ("resend") or only the remaining part is transmitted ("not resend").

Set "1" to designate " resend ".

Set "0" to designate " not resend ".

#### 5.3 Wiring

The following describes the wiring for connecting the external device to the AJ71C24.

To do half-duplex communications, the CD signal of the AJ71C24 must be controlled by the external device.

Connect them according to "Connections to a device which can turn the CD terminal signal ON" shown in Section 4.5.2.

Section 5.4 describes the ON/OFF timing of the CD signal of the AJ71C24.

### 5.4 ON/OFF Timing of the CD and RS Signals of the AJ71C24

When doing half-duplex communications, the data transmission timing is shown by using the CD and RS signals of the AJ71C24.

In half-duplex communications, an external device controls the CD signal of the AJ71C24.

The AJ71C24 system controls the RS signal of the AJ71C24.

The table below shows the half-duplex communications connections discussed in this section.

		AJ7	1C24	Cable Connections and	Computer
		Signal	Pin Number	Signal Directions	Signal
	/	FG	1		FG
		SD (TXD)	2		SD (TXD)
	7	RD(RXD) 3		RD(RXD)	
Signal controlled by the system AJ71C24		RS	4		RS
		CS(CTS)	5		CS(CTS)
		D\$R(DR)	6		DSR(DR)
		SG	7	$\rightarrow \rightarrow $	SG
		CD	8		CD
		DTR(ER)	20		DTR(ER)

**Example of Connections** 

1

#### 5.4.1 Data transmission timing from an external device

When doing half-duplex communications, the data transmission timing from the external device is shown by using the CD and RS signals of the AJ71C24.

Setting the buffer memory of the AJ71C24 to "priority/non-priority at simultaneous transmission" controls the CD signal of the AJ71C24.



The following steps describe the operations required for an external device at every timing mentioned by (1) to (6) in the above figure.

The signal names are of the signals of the AJ71C24.

- 1) When not transmitting data from the external device to the AJ71C24, turn the CD signal OFF.
- When doing a data send, check the RS signal. If the RS signal is OFF, turn the CD signal ON.
   If the RS signal is ON, wait until it turns OFF. After the RS is turned OFF, turn the CD signal ON.
- 3) After turning the CD signal ON, transmit data.
- 4) After completing the data send, turn OFF the CD signal .
- If the RS signal turns ON during the data send, stop the data send. Then, turn the CD signal OFF, and perform data receive processing.

(When the AJ71C24 and an external device start data transmission simultaneously, the RS signal turns ON.)

6) Retransmit all interrupted data from the external device to the AJ71C24 after the data send from the AJ71C24 is completed.

#### REMARK

When (a) starting or during data transmission to the AJ71C24, (b) if the DTR(ER) signal of AJ71C24 turns OFF, interrupt data transmission until the DTR signal turns ON. See Appendix 4.





The following steps describe the operations required for an external device at every timing mentioned by (1) to (6) in the above figure.

The signal name is the signal of the AJ71C24.

As described in (1), turn ON/OFF the CD signal of the AJ71C24 with the external device and do data transmission to the AJ71C24. (Note that 5) and 6) are different in the non-priority setting.)

1) When not transmitting data from the external device to the AJ71C24, turn the CD signal OFF.

L

I

- When doing a data send, check the RS signal. If the RS signal is OFF, turn the CD signal ON.
   If the RS signal is ON, wait until it turns OFF. After the RS is turned OFF, turn the CD signal ON.
- 3) After turning the CD signal ON, transmit data.
- 4) After completing the data send, turn OFF the CD signal.
- 5) Even if the RS signal turns ON during data transmission, continue the data send to the AJ71C24. (This occurs when the AJ71C24 and the external device start data transmission simultaneously.)
- After the send from the external device is completed, transmit data from the AJ71C24 to the external device. Section 5.4.2 gives details.

#### REMARK

When (a) starting or during data transmission to the AJ71C24, and (b) if the DTR(ER) signal of AJ71C24 turns OFF, interrupt data transmission until the DTR signal turns ON. See Appendix 4.

#### 5.4.2 Data transmission timing from an AJ71C24

When doing half-duplex communications, data transmission timing from an AJ71C24 is shown by using the CD signal and RS signal of the AJ71C24.

Control the CD signal of the AJ71C24 by setting the buffer memory of the AJ71C24 to "priority/non-priority at simultaneous transmission" for data transmission.

(1) AJ71C24 is set to " priority ".



The following steps describe the operation at every timing mentioned by (1) to (6) in the above figure.

The signal names are of the signals of the AJ71C24.

As described in (1), turn ON/OFF the RS signal of the AJ71C24 with the external device and transmit data to the AJ71C24.

- 1) When not transmitting data from the external device to the AJ71C24, turn the RS signal OFF.
- When doing a data send, check the CD signal. If the CD signal is OFF, turn the CD signal ON.
   When the CD signal is ON, wait until it turns OFF. After the CD is turned OFF, turn the RS signal ON.
- 3) After turning the RS signal ON, transmit data.
- 4) After completing the data send, turn OFF the RS signal.
- 5) If the CD signal turns ON during the data send, continue transmitting data send to the AJ71C24. (This occurs when the AJ71C24 and the external device start data transmission simultaneously.)
- 6) Transmit all interrupted data from the external device to the AJ71C24 after data send from the AJ71C24 is completed.

\*1 The time from when the RS signal turns ON until communications start varies with the data transmission speed. The faster the transmission speed is, the sooner communications will start.

1

t

ł

## REMARK

When (a) starting or during the data transmission to the AJ71C24, and (b) if the DSR(DR) signal of AJ71C24 turns OFF, interrupt data transmission until the DSR signal turns ON.



#### (2) AJ71C24 is set to " non-priority ".

The following steps describe the operations performed by AJ71C24 at every thing. The signal names are of the signals of the AJ71C24.

As described in (1), turn ON/OFF the RS signal of the AJ71C24 and do data transmission to the external device.

Note that 5) is different.

- 1) When not transmitting data from the external device to the AJ71C24, turn the RS signal OFF.
- When doing a data send, check the CD signal. If the CD signal is OFF, turn the RS signal ON.
   If the CD signal is ON, wait until it turns OFF. After the CD is turned OFF, turn ON the RS signal.
- 3) After turning the RS signal ON, transmit data.
- 4) After completing the data send, turn OFF the RS signal.
- 5) If the CD signal turns ON during data send, stop the data send. Then, turn the RS signal OFF and perform data receive processing. (This occurs when the AJ71C24 and an external device start data transmission simultaneously.)
- 6) After transmission from the external device is completed, resend all data from the beginning, or transmit data remaining after the send interruption in 5).
- \*1 Data set at buffer address 110H is not transmitted.
- \*2 Resend all data from the beginning, or transmit data remaining after the send interruption according to the setting of buffer address 111H.

### REMARK

When (a) starting or during the data transmission to the external device and (b) if the DSR(DR) signal of AJ71C24 turns OFF, interrupt data transmission until the DSR signal turns ON.

1

ł

## 6. DATA COMMUNICATIONS USING AN M : N MULTIDROP LINK

This section describes how to do data communications using an m : n multidrop link. This section only applies to m : n multilink data communications.

An AJ71C24 can perform data communications with several external devices by constructing a multidrop link consisting of several external devices (m stations) and several AJ71C24s (n stations). (The maximum number of m and n stations is 32.)

A computer link can be made with the full-duplex communications method using the RS-232C and RS-422 lines by constructing an m : n multidrop link. In addition, data transmission is initiated by a command from the external device in the dedicated protocol.

The key points for constructing an m : n multidrop link system involve:

- Methods of data communications
- Conditions and methods for interlocking external devices (computers)

### 6.1 Key Points

(1) When using an m : n multidrop link system, only one computer can perform data communications with a single PC CPU.

Set up the computers so that a computer and a PC CPU can do 1 : 1 communications. Sections 6.2 and 6.3 give the conditions and procedures for computer interlocking.

- (2) Data communications between a computer and a PC CPU can only be done in the following way:
  - Full-duplex communications must be used. (m : n data communications cannot be done with half-duplex communications.) Transmit a command from a computer using the dedicated protocol (except for protocol 3). Data communications with protocol 3 and data transmission from the sequence program using the on-demand function cannot be done.
- (3) All computers (including the computer that transmitted the data) receive data from either computer. In addition, all computers receive data transmitted from a PC CPU. Therefore, every computer that receives data addressed to other stations (as specified by the station number in the message) must ignore that data.

The AJ71C24 which is connected to the PC CPU ignores the receive data which is addressed to other stations.

#### 6.2 Conditions for Computer Interlock

When constructing an m : n multidrop link using computers and PC CPUs, all computers must be interlocked to prevent several computers from simultaneously communicating with PC CPUs.

This section explains how to interlock computers to allow data communications between a computer and a PC CPU. The term "interlocking" used in this section means the procedure which provides a computer priority to use a communications line. This priority is called an "access right".

#### 6.2.1 Computer station number allocation

For data communications with a designated computer, allocate a station number within the range of 128 to 159 (80H to 9FH) to each computer.

Set the station number for broadcasting to all computers at 160 (AOH).

Example: m : n = 5 : 27

() shows each station number of a computer and an AJ71C24. (Decimal: hexadecimal)



### 6.2.2 Maximum data communications time per computer

Set the maximum time so that, after obtaining an access right, each computer can perform data communications with PC CPUs.

(In the following figure, each of these — means time duration.)

Even if the computer that obtains the access right malfunctions, data communications can be done between other computers and PC CPUs by setting the maximum data communications time.



## POINT

Set the maximum data communications time per computer to a time that is sufficient for data communications with PC CPUs in the computer link system.

After the computer link system starts, the computer that obtains the access right must complete data communications with PC CPUs within the maximum data communications time.

When unable to complete data communications, the computer with the access right transmits the CL code to communicating PC CPUs within the maximum data communications time, and initializes a transmission sequence to an AJ71C24.)

While a computer and PC CPUs are performing data communications, the time-out check function must be used with other computers to block data transmission from those computers.

# 6. DATA COMMUNICATIONS USING AN M : N MULTIDROP LINK

# **MELSEC-A**

#### 6.2.3 Command and message format for data communications among computers

A command and message format for data communications among computers with the dedicated protocol must be set.

Use any command except the commands used with the dedicated protocol of an AJ71C24. See Section 3.3.1.

The message format basically follows the control procedure set by the mode setting switch of each AJ71C24. See Section 8.4.

Set the data arrangement after the PC number in the message as desired.

(1) Protocol 1 when doing data communications



(2) Example of a message format (when station numbers 80H and 81H perform data communications)

Computer 1 (Station number 80H)	E N O 05H	To station number (81H) 38H   31H	From station number (80H) 38H   30H	Command (ZZ) 5AH   5AH	Message wait time (2) 32H	Sum check code (B7H) 42H   37H					
Computer 2 (Station number 81 H)		<u></u>	<u></u>	<u> </u>		<u> </u>	А С Х 06Н	Fro stati num (811 38H	m ber H) 31H	To station number (80H) 38H   30	н

### REMARK

- (1) If the mode setting switch of an AJ71C24 is set for the dedicated protocol mode (1 to 4) and if the station number written in a message to be transmitted from computer 1 is 00H to 31H (designating AJ71C24), then the designated station (AJ71C24) determines that message to be a faulty message and it transmits back a message beginning with NAK to computer 1. Always use station numbers 80H to 9FH for communications between the computers.
- (2) Section 8.3 tells how to read the message format figures.

## 6.3 Procedure for Data Communications with a PC CPU

This section explains the procedure for computer interlocking and data communications with a PC CPU when constructing an m : n multidrop link.

### 6.3.1 Communications between each computer and PC CPUs

Each computer obtains the access right (one after another according to the order of the station number of each computer) and then does data communications with PC CPUs.



The following example shows the procedure for data communications between each computer and PC CPUs.

♦: Computer with the access right



- (1) When starting a system, the computer allocated with the minimum station number (80H) obtains the access right.
- (2) The computer which has the access right:
  - (a) Performs data communications with PC CPUs within the maximum data communications time set among computers, and then, starts procedure (4).
  - (b) Starts procedure (4) if it does not perform data communications with PC CPUs.

## 6. DATA COMMUNICATIONS USING AN M : N MULTIDROP LINK MELSEC-A

(3) Each computer without the access right checks the access right time (the maximum data communications time) of the computer with the access right and ignores incoming data which is addressed to others. When the access right time exceeds the maximum data communications time, each computer executes the processing mentioned in (7).

#### ♦: Computer with the access right



(4) The computer that has finished data communications with PC CPUs and the computers that do not need data communications with PC CPUs transmit the access right transfer data to the computer at the next station number.

When a computer is unable to receive a response message from the next computer to which the access right is to be transferred, it keeps on transmitting the access right transfer data to the following computers in the order of station numbers until the access right transfer is completed.

(5) The computer to which the access right is given transmits a response message to the computer that gave the access right.

(An example of data communications using dedicated protocol 1)

	Mes	sage mentio	oned i	n 4	*	1						*1 The command symbol
Computer that transfers the access right (80H)	E     To station number     From station number     Command Command     M w       Cess right     0     (81H)     (80H)     (2Z)       OH)     05H     38H     31H     38H     30H		Message wait time (2) 32H	Vessage wait time (2) (B7H) 32H 42H   37H				"ZZ" in this example is indicated only for ex- planation. Use any desired symbol for the				
Computer to which the acce right is transfer (80H)	ss red		<b>-</b>						А С К 06Н	From station number (81 H) 38H   31H essage men	To station number (82H) 38H   30H tioned in 5	transfer command to obtain the access right. See Section 8.3 tells how to read the message format figure.

(6) The computer that transmitted a response message and obtained the access right executes the processing mentioned in (2).

# 6. DATA COMMUNICATIONS USING AN M : N MULTIDROP LINK

\_\_\_\_\_ MELSEC-A

t

(

ł

- (7) When the access right time of a computer with the access right exceeds the maximum data communications time
  - (a) The computer at the next station number transmits broadcast data to all computers, obtains the access right, and executes the processing mentioned in (2).

(An example of data communications using dedicated protocol 1)

		*1		<u>*</u> 2			
Computer with the access right	ENO	To station number	l From station number	Command	Message wait time	Sum check code	*1 Station number for transmission to all computers (broadcasting).
(83H)		(A0H) 41H   30H	(вэн) <u>38</u> н   33н	(ZZ) 5 <u>AH  </u> 5AH	(O) 30H	(СОН) 43H   <u>3</u> 0H	*2 See *1 in previous figure.

(b) Other computers check if they received the data transmitted to all computers.

Computers which received the data execute the processing mentioned in (3).

If a computer failed to receive the data, the next computer transmits data to all computers, obtains the access right, and executes the processing mentioned in (2).

Other computers execute the check mentioned above.

### 6.3.2 Data communications with PC CPUs by setting a master station and slave stations

One of the computers is set as a master station and the other computers are set as slave stations which need the approval of the master station to perform data communications with PC CPUs.



The following example shows how each computer performs data communications with PC CPUs.

After the start of data communications between a computer and PC CPUs, each computer executes the time-out check of the maximum data communications time.

A computer at a slave station that is not performing data communications with a PC CPU checks the communications completed code which is transmitted from the computer when it has completed data communications with PC CPUs.

In the following figure, the computer at the minimum station number 80H is set as the master station and other computers are set as slave stations.

Computers with the access right



(1) A slave station that requires data communications with a PC CPU transmits a communications request to obtain the access right to the master station.

An example of the message format is shown in (2) below.

(2) The master station transmits an approval response to the slave station that made the communications request.

(An example of data communications using dedicated protocol 1)



#### ♦: Computer with the access right



- (3) After performing data communications with a PC CPU within the maximum data communications time set among computers, the slave station that received an approval response executes the processing as shown in (5) below.
- (4) The master station that transmitted the approval response and the slave stations that do not have the access right check the access right time of the slave station that obtains the access right, and, ignore received data which is addressed to other stations.

If the access right time of a computer with the access right exceeds the maximum data communications time, each computer executes the processing mentioned in (7).

# 6. DATA COMMUNICATIONS USING AN M : N MULTIDROP LINK

(5) A slave station that has finished data communications with PC CPUs transmits the communications completed code to the master station. An example of the message format is shown in (6) below.

\_ MELSEC-A

Slave stations which are not performing data communications with PC CPUs check the transmission of the communications completed code. During this checking, the slave stations must not perform data communications with the master station.

(6) The master station that received the communications completed code transmits a response to the slave station that transmitted the communications completed code.

(An example of data communications using dedicated protocol 1)



- (7) After the processing given in (6) is completed or when the access right time of a slave station with the access right exceeds the maximum data communications time:
  - (a) The master station waits for a communications request from a slave station.

When the master station receives a communications request, the processing mentioned in (2) is executed.

(b) Until data communications with PC CPUs is required, a slave station does not perform data communications with the master station.

When data communications with PC CPUs is required, the processings in and after (1) are executed. (8) If no slave station obtains the access right, the master station transmits broadcast data to all stations and obtains the access right and performs data communications with PC CPUs.

The master station transmits the broadcast data to all computers after completing data communications with PC CPUs to inform slave stations of the completion of data communications with PC CPUs.

(An example of data communications using dedicated protocol 1)

				*1		
Master station computer with	ENQ	To station number	l From station number	Command	Message wait time	Sum check code
(80H)	05H	(AOH) 41H 30H	(80H) 38H [30H	(ZX) 5AH   58H	(O) 30H	(BBH) 42H   42H

 <sup>\*1</sup> The command symbols "ZX" and "ZY" in this example are indicated only for explanation, Use any desired symbol for communications between the master station and slave stations.

computer transmits E To station From station Command Message Sum check	ne master station	e master station		* 1			
Q number number wait time code	mputer transmits e communications	nputer transmits communications	E To station Q number	From station number Command	Message wait time	l Sum check code	
completed code.         (A0H)         (80H)         (ZY)         (O)         (BCH)           (80H)         05H         41H         39H         39H         54H         59H         30H         42H         43H	completed code. (80H)	(A0H) 05H 41H 1 30H	(80H) (ZY)	(O) 1 30H	(BCH) 42H 143H		

MELSEC-A

## 7. INITIAL SETTING OF TRANSMISSION CONTROL DATA TO BUFFER MEMORY

The buffer memory has a special applications area for setting transmission control data for communications with external devices (see Section 3.5).

Each transmission data item has a default value. However (depending on the purpose and application of data transmission), using default values not only makes data communications more complicated, but may even preclude them. This section describes the settings of all items in the buffer memory special applications area, shows how to make changes, and gives specific examples. Section 8.14 discusses the special applications area used with the on-demand function of the dedicated protocol.

## POINT

- (1) This section only applies to changing preset default values. It does not cover data communications using these default values.
- (2) When changing a setting (except for the error LED display area and the error LED turn-OFF request area) first turn the power supply OFF and back ON or else reset the PC CPU. Change the setting after the AJ71C24 READY signal (Xn7) is turned ON, as shown below.

Example: How to disable the RS-232C CD terminal check function



(3) Buffer memory addresses 10E and 118H to 11FH are reserved for the system only. Writing data to these addresses precludes normal operation of the AJ71C24.

MELSEC-A

## 7.1 Setting RS-232C CD Terminal Check Enable/Disable

Setting this RS-232C CD terminal check function to enable or disable determines whether or not the AJ71C24 checks the ON/OFF status of the CD signal (receive carrier detection signal).

Disabling the RS-232C CD terminal check function.

If a "1" is written to buffer memory address 10BH, the AJ71C24 does not check the ON/OFF status of the CD signal. It operates as if the CD signal were ON.

Setting method
b15 to b1 b0
10BH Default: 0
Write 0 or 1
0: Signal status checked
POINT
Set bits b1 to b15 of address 10BH to either 0 or 1.
(The AJ71C24 will ignore the settings.)
Example
How to disable the RS-232C CD terminal check function (AJ71C24 I/O
addresses 80 to 9F).
(Sequence Program)
Write "1" to buffer address memory

POINT
-------

When the RS-232C is set to use half-duplex transmission (see Section 7.2), set the CD terminal check to "Enabled". Section 4.5.2 explains the connecting procedure.

If the CD terminal check is set to "Disabled", the transmission method is automatically set to full-duplex transmission.

MELSEC-A

#### 7.2 Setting the Transmission Method for RS-232C

Set the transmission method used with the RS-232C interface which connects the AJ71C24 to the external device. Both half-duplex and full-duplex transmissions can be used for setting. If the half-duplex transmission is used, the following settings should be made:

- •Whether or not the AJ71C24 continues or stops transmission when the AJ71C24 and the external device have begun sending data to each other at the same time. (Priority/non-priority setting at simultaneous transmission)
- •Whether or not the AJ71C24 transmits data again from the beginning or from the point where transmission stopped when it restarts transmission. (Transmission method when the transmission restarts.)

Set the transmission method which conforms to the specifications of the connected device.

### POINT

- •When full-duplex transmission is used, settings with buffer memory addresses 10FH, 110H, and 111H are not required.
- •Section 5.2 gives settings required for half-duplex transmission.
- •When using half-duplex transmission, set the RS-232C CD terminal check to "Enabled" (see Section 7.1).

MELSEC-A

(

i.

## 7.2.1 Setting priority of transmission to the AJ71C24 using half-duplex transmission

The following shows how to set the AJ71C24 to continue transmission when the AJ71C24 and an external device (using half-duplex transmission) have begun sending data to each other simultaneously.

Setting method		
(1) Transmissior	method	
10FH	b15 to b1 b0 (Default: 0) Write 1. 0: Full-duplex transmission 1: Helf dupley transmission	
	POINT Set bits b1 to b15 of address 10FH to either 0 or 1. (The AJ71C24 will ignore the settings.)	
(2) Priority settir	ng when transmission has begun at the same time	
110H	b15 to b0 (Default: 0) Write 0. (This can be omitted since the default is 0.)	
	<b>POINT</b> If the priority of transmission is set, setting to buffer memory address 111H is not required.	
xample The CD terminal check is set to "Enabled". Half-duplex transmission is used and the priority of transmission is set. (AJ71C24 I/O addresses: 80 to 9F) (Sequence Program)		
	H8 H10F K1 K1 Write "1" to buffer memory address 10FH. Leave the setting of buffer memory addresses 10BH and 110H for defaults.	

MELSEC-A

## 7.2.2 Setting non-priority of transmission to the AJ71C24 with the half-duplex transmission

The following shows how to set the AJ71C24 to discontinue transmission when the AJ71C24 and an external device (using half-duplex transmission) have begun transmitting data to each other simultaneously.

(1) Setting "half-duplex transmission", "non-priority", and "not resend":



# **MELSEC-A**




MELSEC-A

#### 7.3 Reading Transmission Error Data

This section explains the contents of the buffer memory area where the ON/OFF status of the error LEDs are stored. It also shows how to turn LEDS which are lit OFF.

#### 7.3.1 Reading the error LED display status

(1) Error LED display status storage area

The ON/OFF status of the error LEDs are stored in address 101 of the buffer memory (see below).



(2) Program example to read the error LED display status storage area

This gives an example of a program using the sequence program [FROM] to read the error LED display ON/OFF status stored in buffer memory address 101H.

Program example to read the error LED display status storage area (AJ71C24 I/O addresses 80 to 9F)



### 7.3.2 Turning OFF error LEDs

When an error LED turns ON, it stays ON (lit) even when the cause of the error has been eliminated.

To turn OFF the lit LED, "1" must be written to the appropriate bit of address 102H of the buffer memory, using the sequence program TO instruction.

(1) Error LED turn-OFF request area



(2) Program example to turn OFF error LEDs

A sequence program example to turn OFF LED 2-C/N (LED No.16) and LED 4-PRO (LED no.22) is given below.



### POINT

- (1) The LED turn-OFF request is only valid when it is written.
- (2) Relevant data in the error LED display status storage area at address 101H is cleared when the LED turn-OFF request is made. Data at address 102H remains as written.
- (3) If the error data has not been cleared after the LED turn-OFF request is made, the error LED will go ON again.

# MELSEC-A

### 7.4 Settings in the No-Protocol Mode

This section describes setting methods and gives no-protocol mode examples.

### 7.4.1 Setting the no-protocol mode receive-completed code (for receive with variable-length data)

How to set and modify the receive-completed code and the sequence program for the receive processing with variable-length data are shown below.

Setting method		· · · · · · · · · · · · · · · · · · ·
Buffer memory address 100H	b15 to b8 b7 to b	0 Default 0D0AH (CR, LF)
		Always write 00H to the higher 8 bits
PO	INT	
(1)	The completed code can b the range of 00H to FFH. when the CR and LF codes read request is transmitted the default setting has bee code is received during th mitted to the sequence pro If the length of data to co request for the received dat or the set length of data (w ON)	e set to any value which makes 1 byte in Since the default value setting is 0D0AH, are received during the data receive, the to the sequence program (Xn1 is ON). If en changed, when a modified completed a data receive, the read request is trans- gram. mplete data receive is also set, the read a is transmitted when the completed code hichever comes first) is received. (Xn1 is
(3)	If the completed code is no FFFFH. This enables only receive, and the read of rec	t set, set buffer memory address 100H to the setting of data length to complete eived data by fixed data length is enabled.
Example		
To set the end cod	e to ETX (03H) (AJ71C24 I/C	addresses 80 to 9F)
(Sequence Program)	H8 H100 H0003 K	Write the ASCII code for ETX (03H) to buffer memory address 100H

MELSEC-A

(

### 7.4.2 Specifying no-protocol receive completion data length (fixed length)

How to complete the data receive and set the data length are given below along with a sequence program example.

Setting method	
Buffer r	b15 to b0 nemory address 108H Write the amount of received data (default: 127 words)
	POINT
	(1) Set the length of data to complete the data receive in the following ranges:
	Length of data received $\leq$ no-protocol mode buffer size (when word units are set)
	Length of data received $\leq$ no-protocol mode buffer size x 2 (when byte units are set)
	If the received data length is larger than the no-protocol mode buffer size, then it is automatically set equal to the no-protocol mode buffer size.
	(2) Section 7.4.3 describes the selection of a word or byte unit for the data length to complete data receive.
	<ul> <li>(3) If the receive-completed code is set, the read request for the received data is transmitted when the completed code or the set data length (whichever comes first) is received. (Xn1 is ON)</li> </ul>
	(4) To read the received data by fixed length without setting the com- pleted code, do the following setting:
	b15 to b8 b7 to b0
	Buffer memory address 100H F F F F F Buffer memory address 108H
	Write the length of received data (default : 127 words)
Example	
To set the of receive	e fixed length at which data receive is complete to 15 words in the case of the read ed data only by fixed length
(Sequence F	Program) (AJ71C24 I/O addresses 80 to 9F)
	TOP     H8     H100     HFFFF     K1     To specify the fixed length, write HFFFF       to buffer memory address 100H.
	TOP H8 H108 K15 K1 Write "15" to buffer memory address 108H.

MELSEC-A

### 7.4.3 Setting a word or byte unit in the no-protocol mode

This section shows how to set the word or byte unit for data communications and gives an example.

Setting method Buffer memory address	b15 to b1 b0 I03H (Default 0: word unit) Write 1. [ 0: word unit 1: byte unit
	POINT
	<ol> <li>The word or byte unit set here only applies to comunications data in the no-protocol/bidirectional mode and on-demand data using a dedi- cated protocol.</li> <li>Set bits b1 to b15 of address 103H to either 0 or 1. (The AJ71C24 will ignore the settings.)</li> </ol>
Example To set the byte	e unit (AJ71C24 I/O addresses 80 to 9F)
	H8 H103 K1 K1 Write "1" (byte unit) to buffer memory address 103H.

MELSEC-A

## 7.4.4 Setting a buffer memory area for no-protocol send

This section describes how to set the AJ71C24 buffer memory area to store data transmitted from the PC CPU to an external device in the no-protocol mode and gives an example.

When the bidirectional mode setting area (address 112H) is set to "1", this memory area is set for bidirectional mode transmission.



MELSEC-A

## 7.4.5 Setting a buffer memory area for no-protocol receive

This section shows how to set the AJ71C24 buffer memory area to store data the PC CPU received from the external device in the no-protocol mode. An example is also given.

When the bidirectional mode setting area (address 112H) is set to "1", this memory area is set for bidirectional mode transmission.



MELSEC-A

#### 7.5 Settings in the Bidirectional Mode

This section describes how to set items in the bidirectional mode and gives examples.

The defaults set with the buffer memory section are for the no-protocol mode. When the interface mentioned in (1) is used in the no-protocol mode, all settings mentioned in this section are not necessary.

(1) Setting the bidirectional mode (address 112H)

When the mode setting switch (see Section 4.3.1) is set to "1" to "8", set the mode for the following interfaces to the bidirectional mode (see Section 4.3.1).

- •When the mode switch setting is "1" to "4": RS-422 interface
- •When the mode switch setting is "5" to "8": RS-232C interface
- (2) Setting the time-out check time (address 113H)

Set the time-out check time which specifies the time from the beginning of data send to a computer connected through the bidirectional mode interface until the reception of the response message (see the figure in Section 10.5.1).

(3) Valid/invalid setting of data at simultaneous transmission (address 114H)

Set the data transmitted and received by the AJ71C24 to valid/invalid when a computer and the AJ71C24 begin simultaneously full-duplex send in the bidirectional mode (see Section 10.6).

(4) Setting the check sum enable/disable (address 115H)

Set whether the check sum code is added or not added to the message when transmitted between the AJ71C24 and a computer in the bidirectional mode. (see Section 10.5.2 (4)).

This setting is unrelated to the check sum setting (for dedicated protocol) with SW21 of the AJ71C24.

#### POINT

Sections 7.4.3 to 7.4.5 give the settings of the following areas used in the bidirectional mode. (Since the explanations in Sections 7.4.3 to 7.4.5 are for the no-protocol mode, change the mode from non-protocol to bidirectional when referring to these sections.)

•Bidirectional word/byte setting area: . . . . Section 7.4.3

- •Bidirectional send area: . . . . . . . . . . . . . . . Section 7.4.4
- •Bidirectional receive area: . . . . . . . . . . . . Section 7.4.5

The mode with the dedicated protocol which is set with the mode setting switch is always valid for the interface set to the dedicated protocol.

Setting method	
(1) Bidirectional mode	
b15 to b0 Buffer memory address 112H	⊖ (Default: 0) Write 1.
	0: No-protocol mode L 1: Bidirectional mode
<b>POINT</b> When the bidirectional mode is ses 113H to 115H are valid.	set, settings with buffer memory addres-
(2) Time-out check time	
b15 to b0 Buffer memory address 113H	(Default: 0H)         - Write 0H to FFFFH.         0H:       Time-out check disabled (infinite wait)         1H to FFFFH:       Time-out check enabled         (Set value is processed as 1 to         65535 which is the time-out check time         Time-out check is executed during the         response message wait.         (Unit: 100 msec)
(3) Data valid/invalid at simultaneous transmission	1
Buffer memory address 114H	<ul> <li>(Default: 0000H)</li> <li>Write 1 or 0.</li> <li>0: Received data valid: The ACK code is transmitted after receiving data.</li> <li>1: Received data invalid: Received data is ignored.</li> <li>Write 1 or 0.</li> </ul>
(4) Check sum enable/disable	0: Send data valid: Waits for the response message after sending data 1: Send data invalid: Data send error occurs and the operation ends.
b15 to b0 Buffer memory address 115H	(Default: 0)
	<ul> <li>Write 1 or 0.</li> <li>[0: (Check sum enable added.)</li> <li>[1: (Check sum disabled not added.)</li> </ul>

# 

1

(

t

· · · · · · · · · · · · · · · · · · ·	
Setting method	
<ul><li>(1) Setting the bidirectional mode with the following con- I/O addresses: 80 to 9F)</li></ul>	ditions (AJ71C24
1) Set the bidirectional mode.	
<ol> <li>Set the time-out check time to 2 seconds. The s (14H).</li> </ol>	etting value is 20
<ol> <li>Set the send data to "invalid" and the received simultaneous transmission.</li> </ol>	data to "valid" for
4) Set the check sum to "disable"	
(Sequence Program)	
TOP H8 H112 K1 K1 Write "1" to buffer memo	ory address 112H.
TOP H8 H113 H14 K1 Write H14 to buffer men	ory address 113H.
TOP H8 H114 H100 K1 Write H100 to buffer me	mory address 114H.
TOP H8 H115 K1 K1 Write "1" to buffer memo	ory address 115H.
<ul> <li>(2) Setting the bidirectional mode with the following con I/O addresses: 110 to 12F)</li> <li>1) Set the bidirectional mode.</li> <li>2) Set the time-out check time to "infinite".</li> <li>3) Set the send data to "valid" and the received or simultaneous transmission.</li> <li>4) Set the check sum to "enable".</li> </ul>	ditions (AJ71C24
(Sequence Program)	
TOP H11 H112 K1 K1 Write "1" to buffer mem	ory address 112H.
Leave settings of buffer 113H for 115H for defau	memory addresses Its.

**MELSEC-A** 

### 8. COMMUNICATIONS USING DEDICATED PROTOCOLS

This chapter explains the details and methods of specifying control protocols 1 to 4 along with examples.

#### 8.1 Data Flow in Communications with Dedicated Protocols



#### (1) The computer reads data from the PC CPU









#### REMARK

The OS (operating system) shown in the above illustrations is the software that uses resources such as the PC CPU, memory, terminals, files, and network efficiently.

In this manual, this software is described as the system program or system.

#### 8.2 Programming Hints

#### 8.2.1 To write data to the special use area in buffer memory

(1) Buffer memory is not backed up by a battery.

All data in buffer memory is set to the default values when power is turned ON or when the PC CPU is reset. Data changed from the default values must be written to the buffer memory whenever the power is turned ON or the CPU is reset.

- (2) Only TO instruction can be used to write data to the special use area (100H to 11FH). If data is written to the buffer memory using the command in a computer program, the AJ71C24 will not operate correctly. Never try to write data using a computer program.
- (3) If the following functions are used in combination with the dedicated protocol, make sure to allocate the user area in buffer memory so that the same area will not be used by different functions.

If the same area is allocated to different functions, the data in this area is rewritten and communications will not be correctly executed.

- No-protocol mode transmission or bidirectional mode transmission
- No-protocol mode receive or bidirectional mode receive
- Buffer memory read/write (CR/CW command) function
- On-demand function

The memory areas preceding and following the special use area cannot be allocated as a single area. The areas 0H to FFH and 120H to 7FFH must be recognized as independent areas.



(4) If the designation is made to process the send/receive data in the no-protocol mode or bidirectional mode in units of words or bytes, the on-demand data is processed in the same designated unit.

#### 8.2.2 PC CPU operation during data communications

(1) PC CPU scan time

In response to the access request from the AJ71C24, the PC CPU processes only a single request in each END processing while the PC CPU is running.

Therefore, the scan time is extended by the time used for processing.

For intervening and processing times required for communications between the AJ71C24 and PC CPU, see Appendix 5.

Scan time is extended approximately 0.2 msec when the AJ71C24 is loaded, even if the PC CPU is not linked.

(2) Simultaneous access

Because the PC CPU executes only a single processing in END processing, if the PC CPU is accessed by more than one AJ71C24, access to the PC CPU is suspended until other processing is completed. Thus, the number of times scanning is done is increased.

**MELSEC-A** 

l

#### 8.2.3 Precautions during data communications

- (1) The conditions under which the AJ71C24 transmission sequence is initialized are as follows:
  - The power supply is turned ON or the PC CPU is reset with the reset switch.
  - Data communications is completed normally.
  - The control code EOT or CL is received.
  - The NAK control code is received.
  - During full-duplex communications through the RS-232C interface, the CD signal is turned OFF.

(The ON/OFF status of the CD signal is ignored if the CD terminal check function is disabled.)

(2) NULL code transmission from the AJ71C24

A framing error might occur in the AJ71C24 if nothing is sent from the computer to the AJ71C24 via the RS-422 interface. In this case, the AJ71C24 sends "00H" (NULL code) to the computer. These NULL codes should be ignored by the computer.

The computer should also ignore all data sent from the AJ71C24 prior to an STX, ACK, or NAK code.

(3) NAK response from the AJ71C24

The NAK response is given from the AJ71C24 to the computer using the dedicated protocol if an error is detected. Therefore, the NAK response may be output even while the computer is sending data in the full-duplex communications mode.

(4) Data link error processing

The AJ71C24 enters the standby state (see Section 3.4 I/O list for programmable controller CPU) if a data link error occurs during data communications with a PC CPU (the PC CPU number being other than FFH) on MELSECNET.

If an error is detected by the computer when executing the time check, send a clear command (EOT or CL, see Section 8.4.5 (1)) to initialize the transmission sequence.

(5) Sending a command from the computer

When sending a command from the computer to the AJ71C24 using the dedicated protocol, send the command only after the data communications called by the preceding command is completed.

#### 8.3 Basics of Dedicated Protocol Control Procedures

(1) Reading data by the computer from the AJ71C24



- (a) Areas A and C indicate transmission from the external device to the AJ71C24.
- (b) Area B indicates transmission from the AJ71C24 to the external device.
- (c) Computer programs are created so that all data is transmitted from left to right.

(Example: In area A, data is transmitted to the right after the ENQ signal.)

- (d) Area C of the program completes data communications (whether communications are being carried out or not) and permits the next data communications to be carried out.
- (2) Writing data by the computer to the AJ71C24



- (a) Area A indicates transmission from the external device to the AJ71C24.
- (b) Area B indicates transmission from the AJ71C24 to the external device.
- (c) Computer programs are created so that all data is transmitted from left to right.

(Example: In Area A, data is transmitted to the right after the ENQ signal.)

#### 8.4 Basic Formats of Dedicated Protocol

There are 4 formats of control protocol. These control formats are selected by the mode setting switch (see Section 4.3.1). The differences between the control formats (based on format 1) are as follows:

Format 2 : Format 1 with block number added.

Format 3 : Format 1 with STX and ETX added.

Format 4 : Format 1 with CR and LF added.

The following sections describe details of the four control protocols and the meanings of individual items.

**MELSEC-A** 

#### 8.4.1 Control format 1



**MELSEC-A** 

I

#### 8.4.2 Control format 2



#### 8.4.3 Control format 3

St. No. : Station number

**MELSEC-A** 



### 8.4.4 Control format 4

St. No. : Station number

**MELSEC-A** 

1



### 8.4.5 Setting protocol data

(1) Control code

All control codes are sent and received in hexadecimal. They are shown in the following table.

Signal	Code (Hexadecimal)	Description	Signal	Code (Hexadecimal)	Description
NUL	00H	Null	LF	0AH	Line Feed
STX	02H	Start of Text	CL	осн	Clear
ETX	03H	End of Text	CR	ODH	Carriage Return
EOT	04H	End of Transmission	NAK	15H	Negative Acknowledge
ENQ	05H	Enquiry	G	47H	Good
ACK	06H	Acknowledge	N	4EH	No Good

- (a) The NUL code (00H) is ignored in all messages. If a NUL code is included in a message, it is processed as if it did not exist.
- (b) In format 3, control code "GG" is equivalent to ACK and "NN" is equivalent to NAK.
- (c) After receiving an EOT or CL code, the AJ71C24 initializes transmission but does not answer. The initializing code depends on the format as indicated below. At this time there is no answer from the AJ71C24.

Format 1 to 3		Fo	orma	t 4	
	E		E	с	Ĺ
	T		Т	R	F
	or	or		r	
Computer	С	Computer	С	С	Ľ
	L		L	R	۴
AJ71C24	<i>i</i>	AJ71C24			

(2) Block number

The block number is an optional number assigned as a data reference number for the computer. Block numbers are used to arrange data, etc. Block numbers may be from 00H to FFH in 2-digit ASCII (hexadecimal).

(3) Station number

The station number is set by the station number setting switch on the front of the AJ71C24. It identify file which AJ71C24 in a station to access.

Station numbers must be in the range of 00H to 1FH (0 to 31) in 2-digit ASCII (hexadecimal).

### POINTS

- (1) The station number setting switch is set to a decimal value, but the station number is specified in hexadecimal. Example: Switch setting "10" corresponds to station number "0AH" specified in the protocol.
- (2) For the global operation, specify station number "FFH". If 0 to 31 (00H to 1FH) is specified, "Xn2" turns ON at that station number only. For details, see Section 8.13.
- (3) To execute data communications between the computers in the m:n multi-drop link, set the station number at the computer side in the range of 128 to 159 (80H to 9FH).

In this setting, the station numbers are determined according to the rule set by the computers.

For details, see Section 6.2.1.



(4) PC CPU number

The PC CPU number determines which PC CPU on MELSECNET to access.

The PC CPU number may be from 00H to 40H (00 to 64) in 2-digit ASCII (hexadecimal).

(a) Accessing PC CPUs equipped with AJ71C24 to which a computer is connected

Set all PC CPU numbers to FF (self) using the computer. Use any function except the on-demand function.

- (b) Accessing PC CPUs on MELSECNET equipped with AJ71C24
  - When computer and master station are connecterd MELSECNET local and remote I/O stations: Set each slave link station number (1 to 64) in hexadecimal (01H to 40H)
  - 2) When computer and local station are connected MELSECNET master stations: Set the PC CPU number to 00H
- (c) The range of PC CPUs which can be accessed by setting the PC CPU numbers is shown below.



PC CPU loaded with AJ71C24 connected to computer	PC CPUs to which a link is possible (PC CPU number)									
	Self (FF)	M (0)	L1 (1)	L2/m (2/0)	L3 (3)	R4 (4)	11 (1)	I2 (2)	r3 (3)	4 (4)
М	0	-	0	0	0	o *1	x	х	x	×
L1	o	0	-	x	x	x	x	х	х	×
L2/m	0	0	x	-	x	x	0	0	o *1	0
l1	0	x	x	0	x	x	_	x	x	x

- Access to all devices possible by setting appropriate
  - PC CPU numbers
- o \*1 Access to special-function module buffer memory possible by setting appropriate PC CPU numbers

POINT

Communications is not possible with A0J2CPUP23/R25 or A0J2CPUP25/R25 CPUs.

Ô

(5) Command

Used to specify the operation required, e.g. read, write, etc. Commands must be in 2-digit ASCII.

(6) Message wait time

This is a time delay required for some computers to switch from send to receive states. The message wait time determines the minimum waiting time before the AJ71C24 sends data after receiving it from the computer. Set this time in accordance with the computer specifications.

The message wait time may be set between 0 and 150 msec in units of 10 msec. The time is set from 0H to FH (0 to 15) in 1-digit hexadecimal, where 1 corresponds to 10 msec,

Example: Setting t	he message wait time		
	Mess (100 r	age wait time Waiting time msec) not required.	
Computer	"A"		
AJ71C24	T		<u>_</u> _
	Iransmission	i starts 100 msec later.	

(7) Sum check code

The sum check code is 2-digit ASCII representing the lower 1 byte (8 bits) of the sum derived from the BIN code representing the checked data.

With DIP switch SW21 OFF, the sum check code is not added.

Example: If nu de ch	A,B,C, and D are transferred in format 1, setting station mber 0, PC CPU number FF, command BR (batch read of vice memory), and message wait time to 30 msec, the sum eck code value is as shown below
	E St. PC Command Message Characters Check Code
Computer	Q -0, -0, -F, -F, -B, -B, -3, -A, -B, -C, -D, -B, -D, 05H 30H 30H 46H 46H 42H 52H 33H 41H 42H 43H 43H 44H 42H 44H
AJ71C24	
30H + 30H +	46H + 46H + 42H + 52H + 33H +
41H + 42H +	43H + 44H = 2BDH
	St. No. : Station number

- (8) Error code
  - Indicates an error following a NAK transmission.
  - Error codes are transmitted as 2-digit ASCII (hexadecimal) in the range of 00H to FFH.
  - If two or more errors occur simultaneously, the error code of the lowest number is transmitted.
  - For error code details, see Section 11.1.

### 8.5 Transmission Sequence Timing Charts and Communications Time

(1) To read data from the PC CPU to the computer
 ("\*" indicates that the message wait time has been set.)



As shown above, communications between the AJ71C24 and the PC CPU is always made after END. Therefore, the scan time is extended by the time used for communications.

Appendix 5 gives the communications time.

Section 3.3.1 gives the number of points processed per communication after END.

(3) Communications time

This section describes how to calculate approximate communications time from the start of data transmission from the computer to the completion of all communications after a reply is sent from the AJ71C24.

For T0 to T4, see (1) and (2) on the previous page.

(a) To read data from the PC CPU to the computer

Communications time = T0 + (longer time of T1 + T2 or TW) + T3 + T4

where,



(b) To write data from the computer to the PC CPU

Communications time = T0 + (longer time of T1 + T2 + T3 + T5 or TW) + T4where,



- (4) Transmission time through MELSECNET
  - (a) The transmission time (T1) for data transmission by specifying the PC CPU number to a PC CPU on MELSECNET not equipped with an AJ71C24 is calculated as follows:

•	Local	station
-	Looui	otation

Transmission time (T1) = (LRDP instruction processing time + scan time for station 1 loaded with AJ71C24)  $\times$  2

Remote station

Transmission time (T1) = (RFRP instruction processing time + MELSECNET master station scan time)  $\times$  2

Substitute "3" for the factor "2" in the equations above for the first data communications after the power supply is turned ON or for the relevant station after the PC CPU has been reset.

If no more than 10 stations are communicating, use a factor of "1" for the second (and subsequent) communications.

Causes of delayed transmission time (T1)
 Instructions requiring 2 scans for transmission (writing to device "R", etc.) need double the time derived from the equations above.
 When other stations in the link are being monitored by an A6GPP, the transmission time doubles for each station to be monitored.

The Data Link Reference Manual gives details of the data link.

Example:

The transmission time for  $\alpha$  MELSECNET master station equipped with AJ71C24 to read a local station device memory:

(Conditions: L < LS < M, M : 80 msec  $\alpha 1$  : 10 msec)

Transmission time T1 =  $(M \times 4 + \alpha 1 \times 4 + M) \times 2$ 

 $= (80 \times 4 + 10 \times 4 + 80) \times 2 = 880$ 

The transmission time is 880 msec. Where:

- M : MELSECNET master station scan time
- a1 : MELSECNET master station link refresh time
- LS : Link scan time
- L : MELSECNET local station scan time

### POINT

Under some conditions, data transmission to a PC CPU on MELSECNET not equipped with an AJ71C24 can cause a considerable time delay.

This time delay can be reduced by carrying out all communications from the computer to PC CPUs to stations equipped with an AJ71C24 (PC CPU station number FFH) and all other data communications using the MEL-SECNET data link (B, W).

#### 8.6 Character Area Data Transmission

The concept of transmission data handled as character areas when using commands to carry out data communications between the computer and the PC CPU is explained in this section. The data shown in the examples is contained in character area B in the case of read and monitor, and in character area C in the case of write, test, and monitor data register.

(1) Bit device memory read and write

The bit device memory can be handled in bit units (1 device point) or word units (16 device points).

These units are described below.

(a) Bit units (1 point)

When the bit device memory is handled as bit units, the specified number of device points from the specified head device in sequence from the left are represented as 1 (31H) if the device is ON, or 0 (30H) if the device is OFF.

Example: Indication of the ON/OFF status of 5 points from M10



(b) Word units (16 points)

When the bit device memory is handled as word units, each word is expressed sequentially in hexadecimal values in 4-bit units from the higher bit.

Example: Indication of the ON/OFF status of 32 points from M16



**MELSEC-A** 

(2) Word device memory read and write

In the word device memory, each word is expressed sequentially in hexadecimal values in 4-bit units from the higher bit.

Example: Indication of the contents of the D350 and D351 registers



Indicates that the content of register D350 is 56ABH (22187 in decimal) Indicates that the content of register D351 is 170FH (5903 in decimal)

### REMARK

- (1) Extension file memory read and write, buffer memory read and write, and on-demand data when word units are specified are handled according to the same principle as the word device memory.
- (2) To output a character-string with the PR instruction externally after transmitting it from the computer to the PC CPU, the processing should be as shown below:
  - The character-string to be transmitted is developed into 2-byte codes in units of characters.

Example: To transmit "18AFH <sup>C</sup><sub>B</sub>" to a sequence program.



 The character-string developed into 2-byte codes is arranged in units of 2 characters and sent to the AJ71C24.

Example: The character-string used in the above example in 1.

"383146410D48" is sent from the computer to the AJ71C24.

The AJ71C24 converts the data sent from the computer into binary data and writes it to the designated device.





t

#### 8.7 Device Memory Read/Write

#### 8.7.1 Commands and device ranges

(1) The ACPU common commands and device ranges used for device memory read/write are described below.

(a)	ACPU	common	commands	5
-----	------	--------	----------	---

ltem		Command			Number of	PC CPU Status		
			ASCII Code	Processing Contents	Points processed	During STOP	During RUN	
		Sym- bol			per Com- munications		SW22 ON	SW22 OFF
Batch Read	Bit units	BR	42н, 52н	Reads bit devices (X, Y, M, etc.) in units of points.	256 points		٥	0
	Word units	WR	57н, 52н	Reads bit devices (X, Y, M, etc.) in units of 16 points.	32 words (512 points)	0		
				Reads word devices (D, R, T, C, etc.) in units of points.	64 points			
Batch Write	Bit units	вw	42н, 57н	Writes data to bit devices (X, Y, M, etc.) in units of points.	160 points		o	x
	Word units	ww	57H, 57H	Writes data to bit devices (X, Y, M, etc.) in units of 16 points.	10 words (160 points)	•		
				Writes data to word devices (D, R, T, C, etc.) in units of points.	64 points			
Test (Random Wríte)	Bit units	вт	42н, 54 <del>н</del>	Sets/resets bit devices (X, Y, M, etc.) in units of points by designating the devices and device numbers at random.	20 points		0	x
	Word			Sets/resets bit devices (X, Y, M, etc.) in units of 16 points by designating the devices and device numbers at random.	10 words (160 points)	•		
	units		57H, 54H	Writes data to word devices (D, R, T, C, etc.) in units of points by designating the devices and device numbers at random.	10 points			
Monitor Data Registration	Bit units	BM	42н, 4Dн	Sets the bit devices (X, Y, M, etc.) to be monitored in units of points.	40 points*		٥	0
	Word units	wm	57H, 4DH	Sets the bit devices (X, Y, M, etc.) to be monitored in units of 16 points.	20 words* (320 points)	•		
				Sets the word devices (D, R, T, C, etc.) to be monitored in units of points.	20 points			
Monitor	Bit units	мв	4Dн, 42н	Monitors the devices registered for		0	0	0
	Word units	MN	4Dн, 4Ен	monitoring.				

Note : o ..... Executable

x.....Not executable

For the number of processing points indicated by an asterisk (\*), the number is one half of the values indicated in the table for the input device (x) when PC CPUs other than the A3H CPU, A2ACPU(S1), and A3ACPU are used. (See \*1 in 3.3.1(1).)

### POINT

When ACPU common commands are used to access the devices in an A2ACPU(S1) or A3ACPU, the device number ranges described in (b) can be used.

Use the AnACPU dedicated commands described in (2) to access the extension devices.

(b) Device ranges when ACPU common commands are used

The devices and device number ranges that can be used for the device memory access operation are described below.

The device designation code consists of 5 characters.

+

Leading zeros in the device number (underlined zeros in  $X_{0070}$ , for example) can be expressed with a blank code (20H).

Device



≈5 characters

{ 1 character (2 characters for T/C)



	Bit Device		Word Device			
Device	Device Number Ranges (Characters)	Decimal/ Hexadecimal Expression	Device	Device Number Range (Characters)	Decimal/ Hexadecimal Expression	
Input X	X0000 to X07FF	Hexadecimal	Timer (present value) T	TN000 to TN255	Decimal	
Output Y	Y0000 to Y07FF	Hexadecimal	Counter (present value) C	CN000 to CN255	Decimal	
Internal relay M	M0000 to M2047	Decimal	Data register D	D0000 to D1023	Decimal	
Latch relay L	L0000 to L2047	Decimal	Link register W	W0000 to W03FF	Hexadecimal	
Step relay S	S0000 to S2047	Decimal	File register R	R0000 to R8191	Decimal	
Link relay B	B0000 to B03FF	Hexadecimal	Special register D	D9000 to D9255	Decimal	
Annunciator F	F0000 to F0255					
Special relay M	M9000 to M9255					
Timer (contact) T	TS000 to TS255	Decimal				
Timer (coil) T TC000 to TC255						
Counter (contact) C	CS000 to CS255					
Counter (coil) C	CC000 to CC255					

MELSEC-A

## POINT

- (1) To designate the bit device ranges in units of words, the bit device number must be a multiple of 16.
- (2) Although the ranges are designated for M, L, and S, if the range for M is designated by L or S, the same processing occurs. This is also true for the ranges for L and S.
- (3) The ranges of special relays (M9000 to M9255) and special registers (D9000 to D9255) are divided into the areas for read only, write only, and system use.

Trying to write data to the ranges outside the write-only area might cause the PC CPU to malfunction.

The ACPU programming manual gives details concerning special relays and special registers.

(4) When using the SW0GHP-UTLPC-FN1 utility software package or the dedicated instructions for the A2ACPU(S1) and A3ACPU extension file registers, use the commands explained in Section 8.8 for read and write operations for the file register (R).

MELSEC-A

(2) The AnACPU dedicated commands and device ranges used for device memory read/write are described below.

(a) AnACF	U dedicated	commands
-----------	-------------	----------

ltem		Command			Number of	PC CPU Status		
		Curr.	ASCII Code	Processing Contents	Points processed	During STOP	During RUN	
		bol			per Com- munications		SW22 ON	SW22 OFF
Batch Read	Bit units	JR	4Aн, 52н	Reads bit devices (X, Y, M, etc.) in units of points.	256 points		0	0
	Word units	QR	51н, 52н	Reads bit devices (X, Y, M, etc.) in units of 16 points.	32 words (512 points)	o		
				Reads word devices (D, R, T, C, etc.) in units of points.	64 points			
Batch Write	Bit units	JW	4Ан, 57н	Writes data to bit devices (X, Y, M, etc.) in units of points.	160 points		0	x
	Word units	QW	51H, 57H	Writes data to bit devices (X, Y, M, etc.) in units of 16 points.	10 words (160 points)	0		
				Writes data to word devices (D, R, T, C, etc.) in units of points.	64 points			
Test (Random Write)	Bit units	JT	4Ан, 54н	Sets/resets bit devices (X, Y, M, etc.) in units of points by designating the devices and device numbers at random.	20 points		o	×
	Word units	QT	51н, 54н	Sets/resets bit devices (X, Y, M, etc.) in units of 16 points by designating the devices and device numbers at random.	10 words (160 points)	0		
				Writes data to word devices (D, R, T, C, etc.) in units of points by designating the devices and device numbers at random.	10 points			
Monitor Data Registration	Bit units	JM	4Ан, 4Dн	Sets the bit devices (X, Y, M, etc.) to be monitored in units of points.	40 points		0	0
	Word units	QM	51н, 4Dн	Sets the bit devices (X, Y, M, etc.) to be monitored in units of 16 points.	20 words (320 points)	•		
				Sets the word devices (D, R, T, C, etc.) to be monitored in units of points.	20 points			
Monitor	Bit units	MJ	4Dн, 4Aн	Monitors the devices registered for	_	0	0	o
	Word units	MQ	4Dн, 51н	monitoring.				

Note : o ...... Executable

x.....Not executable

=7 characters

(b) Device ranges when AnACPU dedicated commands are used

The devices and device number ranges that can be used for device memory access operation are described below.

The device designation code consists of 7 characters.

+

Leading zeros in the device number (underlined zeros in  $X_{000070}$ , for example) can be expressed with a blank code (20H).

Device 1 character (2 characters for T/C)

6 characters (5 characters for T/C)

Device number

	Bit Device		Word Device			
Device	Device Number Range (Characters)	Decimal/ Hexadecimal Expression	Devic <i>e</i>	Device Number Range (Characters)	Decimal/ Hexadecimal Expression	
Input X	X000000 to X0007FF	Hexadecimal	Timer (present value) T	TN00000 to TN02047	Decimal	
Output Y	Y000000 to Y0007FF	Hexadecimal	Counter (present value) C	CN00000 to CN01023	Decimal	
Internal relay M	M000000 to M008191	Decimal	Data register D	D000000 to D006143	Decimal	
Latch relay L	L000000 to L008191	Decimal	Link register W	W000000 to W000FFF	Hexadecimal	
Step relay S	S000000 to S008191	Decimal	File register R	R000000 to R008191	Decimal	
Link relay B	B000000 to B000FFF	Hexadecimal	Special register D	D009000 to D009255	Decimal	
Annunciator F	F000000 to F002047					
Special relay M	M009000 to M009255					
Timer (contact) T	TS00000 to TS02047	Decimal				
Timer (coil) T	TC00000 to TC02047					
Counter (contact) C	CS00000 to CS01023					
Counter (coil) C	CC00000 to CC01023					
### POINT

(1) To designate the bit device ranges in units of words, the bit device number must be a multiple of 16.

For special relays M, whose device number is M9000 or greater, designation is possible by using "9000 + multiples of 16".

- (2) Although the ranges are designated for M, L, and S, if the range for M is designated by L or S, the same processing occurs. This is also true for the ranges for L and S.
- (3) The ranges of special relays (M9000 to M9255) and special registers (D9000 to D9255) are divided into the areas for read only, write only, and system use.

Trying to write data to the ranges outside the write-only area might cause the PC CPU to malfunction.

The ACPU programming manual gives details concerning special relays and special registers.

(4) When using the dedicated instructions for the A2ACPU(S1) and A3ACPU extension file registers, use the commands explained in Section 8.8 for read and write operations for the file register (R).

#### 8.7.2 Batch read in units of bits





Designation Method St. No. : Station number Designation in protocol 1 is shown below. Batch read (bit) command Character area A 0 (30H) indicates OFF, and т т Т 1 (31H) indicates ON. Number of Sum PC No. A C K E NO St. No. lead device device points (2 characters Computer Message wait time St. No. PC No. B .1 check (7 characters) code (hexadecimal) 1 1 н Data of the designated number of device points (Characters for the designated number of device points) AJ71C24 Designation of device S T X E T X Sum St. No. PG No. check code range to be read нL Character area B POINT To designate the device range, the following conditions must be met: • 1  $\leq$  number of device points  $\leq$  256 (setting for 256 points is 00H) • (Head device number) + [(number of device points) – 1]  $\leq$  maximum device number **Designation Example** To read the data at 5 points from X40 to X44 in station "5". (Message wait time is 100 msec.) (Assume that X40 and X43 are OFF and X41, X42, and X44 are ON.) ШZQ A C K Check sum is calculated Computer 05 F F JB Α X 0 0 0 0 4 0 5 F 05 F F 0 А within this range <u>(</u>5н 44н,52н 41<sub>H</sub> 58 H 30 H , 30 H 30 H 30 H 34 H 30 H 30н <u>1</u>35н **d**1. 46, 06н 30-135 AJ71C24 Check sum is calculated S T X E T X F Ε7 o 0 Έ within this range 5 1 0 1 31н 02 n 46m 46r 03 Indicates that X44 is ON Indicates that X43 is OFF Indicates that X42 is ON Indicates that X41 is ON Indicates that X40 is OFF POINT The message wait time is designated in the range of 0 to 150 msec in units of 10 msec, using hexadecimal notation of 0 to FH. Therefore, 100 msec corresponds to "A".

(b) Using the JR command (AnACPU dedicated command)

#### 8.7.3 Batch read in units of words

The method for specifying the control protocol and examples are shown below for a batch read of word device memory and batch read of bit device memory (16-point units).









Example 2: To read the present values at 2 points of T123 and T124 in station "5". Check sum is calculated A C K μNΟ 05 F F FFQRO T N 0 0 1 2 3 0 2 8 E Computer 0 5 within this range 0.30 x131 x132 x133 x130 x132 x142 x145 06н 30 +135 + 4 30+135 30. 05 .52... 54.15 -S T X E T X AJ71C24 Check sum is calculated F 7 B C 9 1 2 3 В З 0 4 5 E within this range 42....33 02 42m, 43m, 39m, 31m, 32m, 33 03. 34 Indicates the present value of 7BC9H for T123 (31689 in decimal) and 1234H for T124 (4660 in decimal).

#### 8.7.4 Batch write in units of bits

#### (a) Using the BW command (ACPU common command)



1

Designation Method St. No. : Station number Designation in protocol 1 is shown below. Batch read (bit) command Character area A 1 1 Data for the designated number of device points (Characters for the desig-nated number of device points) Number of device points (2 characters (hexadecimal) Sum Head device (7 characters) check St. No. PC No. Message wait time Ň Computer w 11 1 1 H L L หาเ AJ71C24 Designation of device A C K Sł. No. PC No. range to be read 0 (30H) indicates OFF, and 1 (31H) indicates ON. POINT To designate the device range, the following conditions must be met: • 1  $\leq$  number of device points  $\leq$  160 ●(Head device number) + [(number of device points) - 1] ≤ maximum device number **Designation Example** To write data to 5 points from M903 to M907 in station "0". (Message wait time is 0 msec) Check sum is calculated within this range E NQ F F JΨ 0 0 0 0 9 0 з 0 5 Ø 1 t 0 1 8 E o м Computer 0 30H 31H 31H 30H 31H 38H 45 40H 30H 30H 30H 39H 30H 33H 30н AJ71C24 Designation to turn OFF M903 A C K 0 0 F F Designation to turn ON M904 66 46---46-Designation to turn ON M905 Designation to turn OFF M906 Designation to turn ON M907

### (b) Using the JW command (AnACPU common command)

**MELSEC-A** 

### 8.7.5 Batch write in units of words

### (a) Using the WW command (ACPU common command)





**MELSEC-A** 



(b) Using the QW command (AnACPU dedicated command)

)



**MELSEC-A** 

#### 8.7.6 Testing device memory in units of bit (random write)

#### (a) Using the BT command (ACPU common command)



**MELSEC-A** 



(b) Using the JT command (AnACPU dedicated command)

**MELSEC-A** 

#### 8.7.7 Testing device memory in units of words (random write)







### (b) Using the QT command (AnACPU dedicated command)

#### 8.7.8 Monitoring device memory

Monitor data registration is the function that registers the name and the number of the device to be monitored by the computer to the AJ71C24. The monitor is the function that (a) reads the data content of the device registered at the time the monitor read command is executed by the computer, and (b) executes the corresponding processing such as monitoring.

The device numbers must be consecutive when the device is read using the batch read (BR, WR/JR, QR) command. However, when this function is used, it is possible to read and monitor the devices by designating the device numbers at random.

- Monitor

   Registration processing

   (Editing registration commands and transmitting device designations)

   Read processing

   (Executing monitor commands)

   Data processing

   (CRT display, etc.)

   NO

   Change monitor device?

   YES
- (1) Control procedure for monitoring

### POINT

- (1) As the flowchart shows, monitor data registration must be executed before monitoring. Attempting to execute monitoring without registering the monitor data will cause a protocol error.
- (2) The contents registered in monitor data registration are cleared when the power supply is turned OFF or the PC CPU is reset.
- (3) For monitor registration, five types of registration are possible. They are device memory in bit units (BM or JM), device memory in word units (WM or QM), and the extension file register (EM).

- (2) Registering monitor data of device memory
  - (a) Using the BM or WM command (ACPU common command)





Ì

Ì

MELSEC-A



(b) Using the JM or QM commands (AnACPU dedicated commands)

Example 2: To register monitor data for D15, W11E, T123 (present value), and Y60 to Y6F in station number 25. (Message wait time is 0 msec) Check sum is calculated within this range. E N Q Com-9 F F QМ 0 0 4 D 0 0 0 0 1 5 W 0 0 0 1 1 E<sup>l</sup> T N O O 1 2 3 Y 0 0 0 0 6 37 1 0 puter 05, AJ71C24 A C K FF 1 9 Indicates monitor registration in units of words 06. 31m, 39 46 ... 46. POINT The station number is designated in hexadecimal. Therefore, the designation of station number 25 should be made in 19H.

- (3) Monitoring device memory in units of bits
  - (a) Monitoring the devices registered by the BM command (ACPU common command)



**MELSEC-A** 

# (b) Monitoring the devices registered by the JM command (AnACPU dedicated command)



- (4) Monitoring device memory in units of words
  - (a) Monitoring the device registered by the WM command (ACPU common command)



MELSEC-A

# (b) Monitoring the devices registered by the QM command (AnACPU dedicated command)



#### 8.8 Extension File Register Read and Write

An extension file register refers to an empty area of the PC CPU user memory area used as a file register. The extension file register is used to store necessary data, results of the calculation for data processing executed using the SW0GHP-UTLPC-FN1 software package, and dedicated instructions for extension files used in the A2ACPU(S1) and A3ACPU.

#### 8.8.1 ACPU common commands and addresses

ltem	Command			Number of	State of PC CPU		
	Sym- bol	ASCII Code	Processing	Points Processed per Communica- tions	During STOP	During RUN	
						SW22 ON	SW22 OFF
Batch read	ER	45H, 52H	Reads from extension file registers (R) in units of 1 point.	64	0	0	0
Batch write	EW	45H, 57H	Writes to extension file registers (R) in units of 64		o	0	x
Test (random write)	ЕТ	45H, 54H	Specifies the extension file registers (R) in units of 1 point using block or device number and makes a random write.	10	0	0	×
Monitor data entry	EM	45H, 4DH	Sets the device numbers to be monitored in units of 1 point.	20	o	0	0
Monitor	ME	4DH, 45H	Monitors the extension file registers after monitor data entry.		0	o	0

(1) ACPU common commands used for read/write of extension file registers

Note : o Executable x Not executable

- (2) Extension file register addresses
  - (a) The extension file register comprises blocks number 0 to "n", with "n" varying according to the memory cassette. Block number "0" contains the number of points designated by the PC CPU parameters and each block with numbers "1" to "n" has 8192 points of registers.

Read/write is possible in the range of parameters designated in block number 0.

(b) The range of block numbers which can be designated varies according to the type of memory cassette and the PC CPU parameter setting.

The UTLP-FN1 Operating Manual or A2A(S1)/A3ACPU User's Manual give details.

- MELSEC-A

- (c) Each address is designated in 7 characters consisting of the block and device numbers.
  - Block number of 2 digits or less:
    "Block number (2 digits)" + "R" + "Device number (4 digits)"
    Block number of 3 digits:
  - "Block number (3 digits)" + "Device number (4 digits) Example:

Block number of 2 digits or less

Block number of 3 digits



#### 8.8.2 AnACPU dedicated commands and device numbers

(1) The AnACPU dedicated commands used for direct read and direct write of extension file registers are described below.

These dedicated commands are used to access the extension file register of block numbers 1 to 256 by directly designating the address, which begins with address 0 in block number 1, as the device number. The address numbers used to access the extension file register go from 0 to "the usable number of blocks x 8192 points".

ltem	Command			Number of	State of PC CPU		
	Sym- bol	ASCII Code	Processing	Points Processed per Communica- tions	During STOP	During RUN	
						SW22 ON	SW22 OFF
Direct read	NR	4EH, 52H	Reads in units of points (words) by designating the extension file register in successive numbers.	64 points	o	o	0
Direct write	NW	4EH, 57H	Writes data to the extension file register in units of points (words) by designating the extension 64 points file register in successive numbers.		o	0	x

Note : o Executable x ......Not executable

#### (2) Device numbers of extension file registers

#### (a) Device number range

Range: 0 through [(the number of usable blocks x 8192) - 1]



Device numbers used with AnACPU dedicated commands mentioned in Section 8.8.2.



The device numbers that can be designated vary according to the type of memory cassette and the PC CPU parameter setting. (The UTLP-FN1 Operating Manual or the A2A(S1)/A3A CPU User's Manual give details.)

For block numbers that do not exist in the memory cassette, device numbers are not allocated. In this case, the device numbers are allocated as indicated below, skipping non-existent block numbers.



(b) A device number is designated in 7 characters.

Designation example 1: To designate R10 in block number 1:



### POINT

 The AnACPU dedicated commands NR and NW can only be used for read/write operations at the extension file registers of block numbers 1 to 256.

They can be used regardless of the parameter's file register setting.

- (2) Use the commands described in Section 8.8.1 to access the parameter set file registers (R) or to access a file register by designating a block number.
- (3) The following equation is used to calculate the head device number to be designated with the AnACPU dedicated commands NR and NW. (To designate device number "m" (0 to 8191) in the "n"th block ( $n \ge 1$ ))

Head device number =  $(n-1) \times 8192 + m$ 

### REMARK

The range of device numbers (up to the 28th block) that can be designated with the NR or NW commands is shown below.

Device No.	Objectiv	Objective Block		Objective Block	
0 to 8191	1st block	R0 to R8191	114688 to 122879	15th block	R0 to R8191
8192 to 16383	2nd block	R0 to R8191	122880 to 131071	16th block	R0 to R8191
16384 to 24575	3rd block	R0 to R8191	131072 to 139263	17th block	R0 to R8191
24576 to 32767	4th block	R0 to R8191	139264 to 147455	18th block	R0 to R8191
32768 to 40959	5th block	R0 to R8191	147456 to 155647	19th block	R0 to R8191
40960 to 49151	6th block	R0 to R8191	155648 to 163839	20th block	R0 to R8191
49152 to 57343	7th block	R0 to R8191	163840 to 172031	21st block	R0 to R8191
57344 to 65535	8th block	R0 to R8191	172032 to 180223	22nd block	R0 to R8191
65536 to 73727	9th block	R0 to R8191	180224 to 188415	23rd block	R0 to R8191
73728 to 81919	10th block	R0 to R8191	188416 to 196607	24th block	R0 to R8191
81920 to 90111	11th block	R0 to R8191	196608 to 204799	25th block	R0 to R8191
90112 to 98303	12th block	R0 to R8191	204800 to 212991	26th block	R0 to R8191
98304 to 106495	13th block	R0 to R8191	212992 to 221183	27th block	R0 to R8191
106496 to 114687	14th block	R0 to R8191	221184 to 229375	28th block	R0 to R8191

#### 8.8.3 Precautions during extension file register read/write

(1) The extension file register is not used by A1 and A1NCPU.

This function is not available during communications between A1 or A1NCPU and the PC CPU.

(2) Some types of memory cassette loaded to the PC CPU are unable to detect an error (character area error 06H) if an attempt is made to read or write after specifying a block number which does not exist. In this case, data which is read may not be correct and writing such incorrect data may destroy the PC CPU user memory.

Always check the type of memory cassette and the parameter settings before using this function.

	Block Numbers Which do not Cause a Character Area Error (06H)				
Type of Memory Cassette	A0J2H, A2, A3CPU	A2NCPU, A3NCPU	A3H, A2A (S1) A3ACPU		
A3NMCA-12		No. 10, No. 11			
A3NMCA-18		No. 10 to No. 28			
A3NMCA-24		No. 13 to No. 20	No. 13 to No. 28		
A3NMCA-40			No. 21 to No. 28		

The UTLP-FN1 Operating Manual or the A2A(S1)/A3ACPU User's Manual give details.

.

#### 8.8.4 Batch read of the extension file register (ACPU common command)



**MELSEC-A** 

#### 8.8.5 Batch write of the extension file register (ACPU common command)



#### 8.8.6 Direct read of the extension file register (AnACPU dedicated command)



#### 8.8.7 Direct write to the extension file register (AnACPU dedicated command)


### 8.8.8 Testing (random write) the extension file register (ACPU common command)



#### 8.8.9 Monitoring the extension file register

Monitor data registration is the function that registers the name and the number of the device to be monitored by the computer to the AJ71C24. The monitor is the function that (a) reads the data content of the device registered at the time the monitor read command is executed by the computer, and (b) executes the corresponding processing such as monitoring.

The device numbers must be consecutive when the device is read using the batch read (ER) or direct read (NR) command. However, when this function is used, it is possible to read and monitor the devices by designating the device numbers at random.

(1) Control procedure for monitoring



#### POINT

- (1) As the flowchart shows, monitor data registration must be executed before monitoring. Attempting to execute monitoring without registering the monitor data will cause a protocol error.
- (2) The contents registered in monitor data registration are cleared when the power supply is turned OFF or the PC CPU is reset.
- (3) For monitor registration, five types of registration are possible. They are device memory in bit units (BM or JM), device memory in word units (WM or QM) and the extension file register (EM).

D

MELSEC-A

(2) Registering Monitor data of the extension file register (ACPU common command)



MELSEC-A





#### 8.9 Buffer Memory Read and Write

This function is used to read from and write to the AJ71C24 buffer memory. When this function is used, communications between the computer and AJ71C24 commences immediately when the computer sends a read or write request, without waiting for the PC CPU END processing. Therefore, the time T1, described in Section 8.5, is always equal to zero. The PC CPU carries out buffer memory read and write using TO and FROM instructions.

The method for specifying the control protocol, meanings, and examples for carrying out this function are shown below.

#### 8.9.1 Commands and buffer memory

(1) ACPU common commands

	Co	mmand		Number of	State	of PC (	CPU
ltem s			Processing	Points Processed per	During STOP	During RUN	
	Sym- bol	Code		Communica- tions		SW22 ON	SW22 OFF
Batch read	CR	43H, 52H	Reads from buffer memory. 64 words		0	0	0
Batch write	cw	43H, 57H	Writes to buffer memory.	(128 bytes)			

Note : o ..... Executable

(2) Buffer memory

Buffer memory addresses are 0H to 7FFH see (see Section 3.5).

One address consists of 1 word (16 bits).

Read and write are both executed in word units, regardless of the word/byte unit setting.

#### POINT

- (1) When accessing the user area in buffer memory simultaneously by using this function in the no-protocol mode (see Section 9) or the bidirectional mode (see Section 10), the buffer memory address in the following area should not be designated by the command described in item (1) in Section 8.9.1.
  - No-protocol mode send area (or bidirectional mode send area)
  - No-protocol mode receive area (or bidirectional mode receive area)
  - On-demand area
- (2) Buffer addresses 100H to 11FH comprise the special applications area. The AJ71C24 will not operate correctly if any operations other than those described in the following sections are executed.

**MELSEC-A** 

I

#### 8.9.2 Reading data from buffer memory (ACPU common command)



**MELSEC-A** 

#### 8.9.3 Writing data to buffer memory (ACPU common command)



**MELSEC-A** 

### 8.10 Special Function Module Buffer Memory Read and Write

### 8.10.1 Commands and designation

ltem	Co	mmand		Number of	State	of PC (	CPU
	Sym-	ASCIL	Processing	Points Processed per	During	During RUN	
	bol	Code		Communications	STOP	SW22 ON	SW22 OFF
Batch read	TR	54H, 52H	Reads from special function module buffer memory.	64 words	0	0	0
Batch write	τw	54H, 57H	Writes to special function module buffer memory.	(128 bytes)	0	0	x

Note : o.....Executable x.....Not executable

(2) Linkable special function modules, buffer memory head address, and module numbers

Special Function Module Name	Buffer Memory Head Address (hexadecimal)	Module Number When Loaded in Slot No. 0
AD61(S1) high-speed counter module	80H	01H
A616AD analog-digital converter module	10H	01H
A616DAI digital-analog converter module	10H	01H
A616DAV digital-analog converter module	10H	01H
A616TD temperature-digital converter module	10H	01H
A62DA(S1) digital-analog converter module	10H	01H
A68AD(S2) analog-digital converter module	80H	01H
A84AD analog-digital converter module	10H	02H
A81CPU PID control module	200H	03H
A61LS position detection module	80H	01H
A62LS position detection module	80H	02H
AD70(D) positioning module	80H	01H
AD71 (S1) positioning module	200H	01H
AD71-S2 positioning module	200H	01H
AD72 positioning module	200H	02H
AJ71PT32 MELSECNET/MINI master module	20H	01H
AJ71C22 multidrop link module	1000H	01H
AJ71C24(S3/S6) computer link module	1000H	01H
AD51(S3) intelligent communications module	800H	02H
AJ71C21(S1) terminal interface module	400H	01H
AJ71B62 B/NET interface module	20H	01H
AJ71P41 SUMINET interface module	400H	01H
AJ71E71 Ethernet interface module	400H	01H

MELSEC-A

(3) Special-function module buffer memory

The special-function module buffer memory is comprised of 16-bit (one word) addresses. Read and write of the special-function module buffer memory is executed by TO and FROM instructions transmitted between the PC CPU and special-function module.

When the computer reads from and writes to the special-function module buffer memory via the AJ71C24, it is done in byte units (1 address = 8 bits).

The addresses specified in the computer (hexadecimal) are converted from FROM/TO instruction addresses as shown below:

Designated address (hexadecimal) = Module head address + [(FROM/TO instruction address × 2) converted into hexadecimal]

Example: To designate AD61 high-speed counter module FROM/TO instruction address 1 (CH.1 preset value).

Specified address = FROM/TO instruction address 1 × 2 + Head address 82H 2H 80H

The data format when the computer makes a read or write to or from the special-function module buffer memory via the AJ71C24, is explained below. using the AD61 module as an example.



**MELSEC-A** 

#### 8.10.2 Special function module numbers using control protocols

(1) The special function module numbers designated by using control protocols are the upper 2 digits of the last special function module I/O address expressed in 3 digits.



(2) Precautions with special function modules occupying two slots

For special function modules occupying two slots, the number of points occupied by each slot is fixed for each module. The special function module number is the upper 2 digits of the last address of the slot allocated to the special function module.

The User's Manual for each special function module gives details about the allocation of slots to each module.

(a) Modules with the front slot allocated as the vacant slot (AD72, A84AD, etc.)



(b) Modules with the rear slot allocated as the empty slot (A61LS, etc.)

Special function module	(Vacant slot)	Special function module number: 01H
32 points	16 points	
00 to 1F	20 to 2F	•

(c) Modules with the special function module allocation and I/O allocation mixed (A81CPU, etc.)

Special function module	Input module	Special function module number: 03H
64 points	64 points	
00 to 3F	40 to 7F	-

(3) Module numbers of special-function modules at MELSECNET remote I/O stations

The module numbers of special function modules at MELSECNET remote stations are determined by link parameters setting at the MEL-SENET master station.

L/R	M ← L		M ← L M → R M ← R M → L/R		L/R	M ← L/R		
NO.	B	w	w	w	Y	X/Y	x	Y/X
R1			29C-309	0F9-15E	400-48F	000-08F	430–44F	030-04F
R2			215-24F	080-0A3	510-67F	010–17F	50065F	000–15F
R3			1B6-214	15F-1B5	270-32F	050-10F	220–28F	000-06F
	-	-	-	-	-	-	_	-
	-	-	-		-	-	_	-
	-	-	-	-		-	-	-
	-	-	-	-		-	-	-
	_	- 1	-	-	-	-	-	-

( I/O fron	addresses 1 the remo	viewed te station	Yoo to 1F	Y20 to 2F	X/Y30 to 4F	Y50 to 6F	Y70 to 8F
Remote I/O station No. 1	Power supply module	AJ72P25	Output	Output	Special function module	Output	Output
			32 points	16 points	32 points	32 points	32 points
	Link pa	arameter dresses	Y400 to 41F	Y420 to 42F	X/Y430 to 44F	Y450 to 46F	Y470 to 48F

Special function module number H44

#### 8.10.3 Reading data from the special-function module buffer memory (ACPU common command)



#### 8.10.4 Writing data to the special function module buffer memory (ACPU common command)



MELSEC-A

T.

### 8.11 Remote Run/Stop of PC CPU and Reading PC CPU Model Name

#### 8.11.1 Commands

### (1) ACPU common commands

	Com	mand		State of PC CPU		
ltem	Symbol	Sumber ASCII Pro	Processing	During	Durin	g RUN
	Зушьог	Code		STOP	SW22 ON	SW22 OFF
Remote RUN	RR	52H, 52H	Requests remote RUN of PC CPU.	0	0	0
Remote STOP	RS	52H, 53H	Requests remote STOP of PC CPU.	0	0	0
PC CPU modle mode	PC	50H, 43H	Reads if the PC CPU is model A1N, A2N, A3N, A3H or AJ72P25/R25.	o	0	0

Note : o.....Executable

#### 8.11.2 Remote RUN/STOP

- (1) Remote RUN/STOP control
  - (a) RUN, STOP, PAUSE and STEP-RUN states are produced by the following combinations of PC CPU key switch positions and computer commands.

			PC CPU Key Switch Position			
		RUN	STOP	PAUSE	STEP-RUN	
Command	Remote RUN	RUN	STOP	PAUSE	STEP-RUN	
computer	Remote STOP	STOP	STOP	STOP	STOP	

### REMARK

- (a) When a PC CPU is stopped by the remote STOP command given by an external computer, that PC CPU cannot be put into the RUN state by the computer connected to the PC CPU.
- (b) The clearing of data memories on receiving a remote RUN instruction depends on the states of special relays M9016 and M9017 as shown below.

Specia	al Relay	Data Memory State	
M9016	M9017		
OFF	OFF	PC CPU enters the RUN state without clearing remote STOP data.	
OFF	ON	Remote STOP data is cleared outside the latch range set in parameters. (In this case, Link X image is not cleared.)	
ON	ON/OFF	PC CPU enters the RUN state after data memory is cleared.	

### REMARK

Always reset special relays M9016 and M9017 when data memory clearing is not required.

### POINT

After operations remote RUN/STOP control from the computer are completed, the remote data will be lost if the power supply is turned OFF or the PC CPU is reset.

**MELSEC-A** 

# (2) Remote RUN/STOP designations and designation examples (ACPU common command)



**MELSEC-A** 

### 8.11.3 Reading PC CPU model name

#### (1) PC CPU model name and corresponding codes

PC CPU Model Name	Code To Be Read (Hexadecimal)	PC CPU Model Name	Code To Be Read (Hexadecimal)
A0J2HCPU	98H	A3CPU, A3NCPU	АЗН
A1CPU, A1NCPU	A1H	A3ACPU	94H
A2CPU(-S1), A2NCPU(-S1)	A2H	АЗНСРИ, АЗМСРИ	A4H
A2ACPU	92H	A73CPU	АЗН
A2ACPU-S1	93H	AJ72P25/R25	ABH

(2) Reading PC CPU model name (ACPU common commands)



#### 8.12 Program Read/Write

This function is used to transfer all types of programs (main and subsequence programs, microcomputer main and sub programs), parameters and comment data from the PC CPU and store them in the computer. The computer then carries out the appropriate controls by writing programs, parameters, and comment data to the PC CPU.

#### 8.12.1 Precautions during program read/write

(1) When reading programs that have been written to the PC CPU, read all sequence programs, microcomputer programs, parameter data, and comment data from all areas.

When writing programs, write all stored data to the PC CPU. If all areas have not been written to, the PC CPU will not work correctly.

- (2) Before writing programs, write parameter data and execute a parameter analysis request. Otherwise, the parameters in the PC CPU user memory will be changed but the parameters stored in the work area by the ACPU for operation will remain unchanged. Therefore, if a peripheral device is loaded and operated after the parameters are changed, processing will be carried out with the previous parameters, which are still stored in the work area.
- (3) The number of points which can be processed per communications is fixed. When reading or writing data, divide the data into several groups to read or write the entire area. Parameter data should be divided into 3K bytes. Other data shoule be divided into units of data determined by parameter setting.

**MELSEC-A** 

#### 8.12.2 Program read/write control procedures





**MELSEC-A** 



**MELSEC-A** 

#### 8.12.3 Parameter memory read/write

- (1) Commands and addresses
  - (a) ACPU common commands

ltem	Command			Number of	PC CPU State			
		A.C.O.U	Processing	Points Processed per	During STOP	During RUN		
	Symbol	code		Communica- tion		SW22 ON	SW22 OFF	
Batch read	PR	50H, 52H	Reads parameters.	128 butos	o	0	0	
Batch write	PW	50H, 57H	Writes parameters.		0	×	x	
Analysis request	PS	50H, 53H	Causes the PC CPU to acknow- ledge and check rewritten parameters.		0	x	×	

Note : o......Executable x.....Unavailable

(b) Parameter addresses

There are 3K bytes of parameter memory, addresses 00000H to 00BFFH. For addresses, use 5-digit ASCII (hexadecimal).

### POINT

After changing parameters, always call the parameter analysis request command (PS).

If this is not done, the parameters in PC CPU user memory will be changed but the parameters stored in the work area by the ACPU for operation will remain unchanged. Therefore, if a peripheral device is loaded and operated after the parameters are changed, processing will be executed with the previous parameters, which are still stored in the work area.

**MELSEC-A** 

(2) Parameter memory batch read (ACPU common command)



**MELSEC-A** 

### (3) Parameter memory batch write (ACPU common command)



**MELSEC-A** 

### (4) Parameter memory analysis request (ACPU common command)



#### 8.12.4 Sequence program read/write

- (1) Commands and step allocation
  - (a) ACPU common commands

ltem		Command			Number of	PC CPU State				
		ltem			Processing	Points Processed	During	During	I RUN	
		bol	Code		per Com- munication	STOP	SW22 ON	SW22 OFF		
Main Batch read Sub	Main	Except T/C set value		4DH, 52H	Reads main sequence pro- gram.	64 steps	0	0	o	
	Main	T/C set value			Reads T/C set values used in main sequence programs.	64 points				
	Sub	Except T/C set value	SR	53H, 52H	Reads subsequence program.	64 steps	•	0	0	
		T/C set value			Reads T/C set values used in subsequence programs.	64 points				
Ma Batch write Su		Except T/C set value		4DH.	Writes main sequence pro- gram.	64 steps	0	۰*	x	
	Main	h Main	T/C set value		57H	Writes T/C set values used in main sequence programs.	64 points	0	0	x
	01	Except T/C set value	CIM	53Н,	Writes subsequence program.	64 steps	0	۰*	×	
	500	T/C set value	3	57H	Writes T/C set values used in subsequence programs.	64 points	0	0	×	

Note : o..... Executable x.....Not executable

- \* Writing during a program run may executed out if all the following conditions are met:
- 1) The PC CPU is A3, A3N, A3H, A3M, A73, or A3A.
- 2) The program is not the currently running program (indicates a subprogram called by the main program, if the main program is being run).
- 3) The PC CPU special relay is in the following state:

i) M9050 (signal flow conversion contact).....OFF (A3CPU only)

ii) M9051 (CHG instruction disable).....ON

### POINT

When reading or writing the timer/counter setting values using the sequence program read/write command, range designations of T0 to T255 or C0 to C255 are possible.

Extended ranges of T256 to T2047 and C256 to T1023 for AnA CPU should be used for storing the setting values; read or write the set values using the batch read/write command for devices (D, W, R) allocated by parameter setting.

MELSEC-A

(b) Designating the head address

The division between sequence programs and T/C set values, and their addresses in 4-digit ASCII are shown in the table below.

Example:

To read the set values T0 to T63

Head address = FE00H Command = MR

Sequence Program	Designated Step for Protocol		
T0 set value	FE00H		
T1 set value to T255 set value	FE01H to FEFFH		
C0 set value	FF00H		
C1 set value to C255 set value	FF01H to FFFFH		
Step 0	0000H		
Step 1 to Step 30718 (30K)	0001H to 77FEH		

Calculation of designated step

	-	
limer	: Im =	FE00H + n
Counter	: Cm =	FF00H + n
where,	m =	device number
	n =	hexadecimal value of device number

(c) Meaning of T/C set values

T/C set values are stored as hexadecimal values as shown in the table below.

When rewriting the PC CPU set values from the computer via the AJ71C24, designate the set value in 4-digit ASCII.

Example:

Data designated to change T10 setting value K10 to K20.....0014H Data designated to change T11 setting value D30 to D10.....800AH

Ladder Example in Program	Setting in Program	Setting in Protocol
← < C [ ][ ][ ][ ][ ]	K0 K1 to K9 K10 to K32767	0000H 0001H to 0009H 000AH to 7FFFH
	D0 D1 D2 to D1023	8000H 8002H 8004H to 87FEH

Calculation of protocol setting value

n

Km = 0000H + n

Dm = 8000H + 2n

where, m

= device number

= hexadecimal value of device number

### (2) Sequence program batch read (ACPU common command)





### (3) Sequence program batch write (ACPU common command)



**MELSEC-A** 



#### 8.12.5 Microcomputer program read/write

(1) Commands and addresses

Commands and program addresses to read and write microcomputer programs are explained below:

(a) ACPU common commands

ltem		Cor	nmand	Number of		State	State of PC CPU			
		Sum	ASCIL	Processing	Points Processed per	During	During RUN			
		bol	Code	Communica- tion		STOP	SW22 ON	SW22 OFF		
Batch read	Main	UR	55H, 52H	Reads microcomputer main programs.	129 hidaa	o	o	0		
	Sub	VR	56H, 52H	Reads microcomputer subprograms.	120 bytes					
Batch write	Main	UW	55H, 57H	Writes microcomputer main programs.	109 huton	0	0*	x		
	Sub	w	56H, 57H	Writes microcomputer subprograms.						

Note : o......Executable x.....Not executable

- \* Writing during a program run may be executed if all the following conditions are met:
- 1) he PC CPU is A3, A3N, A3H, A3M or A73.
- The program is not currently running program (indicates a subprogram called by the main program, if the main program is being run).
- 3) The PC CPU special relay is in the following state:

M9050 signal flow conversion contact : OFF (A3CPU only)

M9051 (CHG instruction disable) : ON

(b) Microcomputer program address

Microcomputer addresses are designated in the protocol as follows:

1) The range of addresses that can be set for each PC CPU is shown in the table on the next page.

MELSEC-A

CPU Model	Microcomputer Program Capacity	Microcomputer Program Addresses
A0J2HCPU A2CCPU	Max. 14K bytes	0000H to 37FEH
A1CPU A1NCPU	Max. 10K bytes	0000H to 27FEH
A2CPU(S1) A2NCPU(S1)	Max. 26K bytes	0000H to 67FEH
A3CPU A3NCPU A3HCPU A3MCPU A73CPU	Main and sub Max. 58K bytes	0000H to E7FEH

- 2) Addresses are set by converting 4-digit hexadecimals into ASCII.
- 3) A character area error 06H occurs if the following condition is not met:

Head address + (number of bytes) –  $1 \ge$  microcomputer program capacity.

### (2) Microcomputer program batch read (ACPU common command)



**MELSEC-A** 

#### (3) Microcomputer program batch write (ACPU common command)



#### 8.12.6 Comment memroy read/write

(1) Commands and addresses

Commands and comment data addresses to read and write comment data are explained below.

		Command Number of		State of PC CPU				
lter		Processing	Points Processed per	Dusian	During RUN			
		bol	Code		Communica- tion	STOP	STOP SW22 ON	SW22 OFF
Batch read	Main	KR	4BH, 52H	Reads from comment memory.	128 bytes	0	0	0
Batch write	Sub	кw	4BH, 57H	Writes to comment memory.	128 bytes	0	•	•

#### (a) ACPU common commands

Note : o.....Executable x.....Not executable

(b) Comment memory addresses

The area to store comment data is managed using relative addresses from the head address 00H.

For example, for 2K bytes of parameter comments, the range in which the addresses may be specified for the head address is 00H to 7FHH.

1) Comment memory capacity is 64K bytes

The comment data address range is determined by the parameter setting.

- 2) Comment memory addresses are designated in 4-digit ASCII. (0000 to FFFF)
- 3) A character area error 06H occurs if the following condition is not met:

Head address + designated number of bytes  $\leq$  comment memory capacity.

### POINT

It is not possible to designate a particular device or device number when reading or writing comment data.

Always read or write all data from address 0H.

**MELSEC-A** 

### (2) Comment memory batch read (ACPU common command)


MELSEC-A

#### (3) Comment memory batch write (ACPU common command)



**MELSEC-A** 

#### 8.12.7 Extension comment memory read/write

(1) Commands and addresses

#### (a) AnACPU dedicated commands

	Command			Number of	State of PC CPU		
ltem	Sum	ASCII Code	Processing	Point Processed Per Com- munication	During STOP	During RUN	
	bol					SW22 ON	SW22 OFF
Batch read	DR	44H, 52H	Reads from the extension comment memory.	128 bytes	0	0	0
Batch write	DW	44H, 57H	Writes to the extension comment memory.	128 bytes	0	0	x

Note : o......Executable x.....Not executable

(b) Extension comment memory addresses

The extension comment data storage area is managed in relative addresses with the head address 00H.

For example, the range that can be set to the head address for an extension comment memory of 3K bytes is 00H to BFFH.

1) The maximum extension comment memory area is 64K bytes.

The address range for the extension comment data is determined in accordance with the paraemter set capacity.

- Designation of the extension comment memory address is made by converting 5-digit hexadecimal into ASCII code (00000 to 0FFFF).
- A character error "06H" occurs if the extension comment memory capacity is not equal to or greater than [head address + (set number of bytes - 1)].

### POINT

Reading or writing extension comment data by designating specific devices or device numbers is not possible.

Always read or write extension comment data beginning with address 0H.

**MELSEC-A** 

#### (2) Extension comment memory batch read

Batch read of the extension comment memory using an AnACPU dedicated command is shown below.



(3) Extension comment memory batch write

Batch write of data to the extension comment memory using an AnACPU dedicated command is shown below.



#### 8.13 Global Function

The global function is used to switch the Xn2 input signal at each AJ71C24 in all stations connected to the computer by the multidrop link.

This function is used for emergency instructions simultaneous start, etc., to the PC CPU.

#### 8.13.1 Commands and control

(1) ACPU common commands

ltem	Command				State of PC CPU		
	Symbol	ASCII Code	Processing		During RUN		
			J A A A A A A A A A A A A A A A A A A A	STOP	SW22 ON	SW22 OFF	
Global	GW	47H, 57H	Turns ON/OFF Xn2 of the AJ71C24 loaded in each PC CPU system.	o	0	0	

Note : o.....Executable

(2) Control

This function switches the Xn2 input signal at each AJ71C24 in all stations linked to the computer.

(a) Xn2 is determined by the I/O addresses of the AJ71C24s.

Example: If the I/O addresses are 90 to AF, Xn2 is X92.

(b) Designate the station number in the control protocol as FFH.

Designating a number other than FFH causes the Xn2 of the AJ71C24 at the designated station number to turn ON/OFF.

- (c) This function is a command from the computer. A reply is not given by the AJ71C24.
- (d) Xn2 is cleared from any station when the power supply to the station is turned OFF or when the CPU or the station is reset.

**MELSEC-A** 

#### 8.13.2 Setting the global function (ACPU common command)



#### 8.14 On-demand Function

The on-demand function is used when the PC CPU has data to transmit to the computer. In this case, the PC CPU specifies the buffer memory area in which the data to be transmitted is stored and then starts transmission.

During data transmission between the computer and PC CPU using dedicated protocols 1 to 4, communications is normally initiated by the computer.

If the PC CPU has emergency data to transmit to the computer, the ondemand function is used.



#### POINT

This function is available only when there is a 1:1 ratio of computers to PC CPUs.

#### 8.14.1 On-demand handshake signal and buffer memory

(1) On-demand handshake signal

The on-demand handshake signal turns ON when the PC CPU transmits a data send request to the computer to start transmission, and turns OFF when transmission of the data specified by the AJ71C24 is completed. It acts as an interlock to prevent on-demand requests being made simultaneously.

Handshake Signal	Description	Signal Turned ON/OFF by
Xn3*	During execution of on-demand function ON : transmission underway OFF : transmission completed	AJ71C24

\* "n" in Xn3 is determined by the slot location of the AJ71C24.

#### (2) Buffer memory used by the on-demand function

Address	Name	Description
109H	Area to specify head address in on-demand buffer memory	The head address of the data stored in the buffer memory to be transmitted by the on-demand function is specified by the TO instruction of the Sequence program.
10AH	Area to specify data length	The length of the data to be transmitted by the on- demand function is specified by the PC CPU TO in- struction of the sequence program.
10CH	On-demand error storage area	The AJ71C24 writes a "1" to this address if a trans- mission error occurs during on-demand data trans- mission. 0 : No error 1 : Error

#### 8.14.2 On-Demand function control procedure



word or byte units

**Receive completed** 

**MELSEC-A** 

- (3) On-demand request processing timing chart
  - (a) Full-duplex communications

Computer is transmitting data



- The on-demand function executing signal (Xn3) turns ON immediately and , the on-demand data is transmitted when the ondemand request is made.
- Transmission of response data (beginning with STX) to the command data (beginning with ENQ) is suspended until the completion of on-demand data transmission.

Computer is receiving data



- 1) The on-demand function executing signal (Xn3) turns ON immediately when the on-demand request is made.
- Transmission of the on-demand data is suspended until the completion of the response data (beginning with STX) to the command data (beginning with ENQ).
- Transmission of the response data (beginning with ACK) from the computer in response to the response data (beginning with STX) from the AJ71C24 is possible while the on-demand data is received.

**MELSEC-A** 

(b) Half-duplex communications



- 1) The on-demand function executing signal (Xn3) turns on immediately when the on-demand request is made.
- Transmission of on-demand data is suspended until the completion of command data receive (beginning with ENQ) from the computer.
- Transmission of response data (beginning with STX) to the command data (beginning with ENQ) is suspended until the completion of on-demand data transmission.



- 1) The on-demand function executing signal (Xn3) turns ON immediately when the on-demand request is made.
- Transmission of the on-demand data is suspended unil the completion of the response data (beginning with STX) to the command data (beginning with ENQ).
- Transmission of the response data (beginning with ACK) from the computer in response to the response data (beginning with STX) from the AJ71C24 should be made after the completion of on-demand data receive.

#### 8.14.3 On-demand function designation



#### IMPORTANT

The on-demand function may be used only when the system configuration is a 1:1 ratio of computers to PC CPUs.

If the on-demand function is used in a multidrop link system of 1:n, 2:n, or m:n ratios, communications data in control protocols 1 to 4 and on-demand transmission data will be destroyed and correct data transmission is precluded.



- MELSEC-A

Designation Examples	
Example 2:	
To start transmission of data, stored in buffer memory at addresses 12 sequence program. (Station number is "0", AJ71C24 I/O addresses ar transmission data is designated in byte units.)	20H and 121H, by the re 80 to 9F,
Computer AJ71C24 appends PC numb	per "FE" automatically
AJ71C24 $ \begin{array}{c} S \\ T \\ (2x_{1})x_{1},3y_{1},4x_{1},3x_{1$	
XC3 PC CPU TO processing 103H 1 103H 1 103H 1 103H 1 103H 1 109H 120H 103H 103H 1 100H 120H 100H 1 100H 1 100H 1 100H 1 100H 10	"1" is written if a transmission error occurs.
10CH 0/1 12OH 3412H Data 120H 7856H Data 121H 7856H high	is transmitted in the r of lower 8 bits and er 8 bits.
0 TOP H000C H0102 H00FF K1 Request to tur	rn OFF error indicator LED
TOP HOOOC HO103 K1 K1 Sets byte unit	t for data transmission
20 PLS M0 Converts start	t signal to PLS
MOV H7856 D1 Sets transmiss	sion data
TO H000C H0120 DO K2	
MOV H0120 D2 (1) Designat transmiss and data	es head address of the sion data storage area length
TO HOOOC HOLOC KO K1 Besets the on	-demand error
BST Y020 (Start is disab	oled if the content at
address 10CH	l is "1".)
(2) Starts the	on-demand function
X0C3     PLF     M1     Transmission	completed flag
- KO D4 SET Y020 Storage area to status	nsmission error to check transmission
$\begin{bmatrix} - & - & - & - & - & - & - & - & - & - $	
CIRCUIT END $\left( Address 10CH - \begin{bmatrix} 0 \\ 1 \end{bmatrix} \right)$	Correct transmission Data not transmitted due to an error

**MELSEC-A** 

#### 8.15 Loopback Test

### (1) ACPU common command

	Command			Number of	State of PC CPU		
ltem	SVD	- ASCII Code	Processing	Points Processed per	During STOP	During RUN	
	bol			Communica- tion		SW22 ON	SW22 OFF
Loopback test TT 54H, 54H Echoes		Echoes back the characters to the computer as they are received	254 characters	0	0	0	

(2) Designating the loopback test



### 9. COMMUNICATIONS WITH A COMPUTER IN THE NO-PROTOCOL MODE

Read this chapter when the RS-422 and RS-232C interface with the dedicated protocol and in the no-protocol mode by setting the mode setting switch at the AJ71C24 in any position of "1" to "8".

If these interfaces are used with the dedicated protocol and in the bidirectional mode, it is not necessary to read this chapter.

#### 9.1 Basics of the No-Protocol Mode

(1) What no-protocol mode means

In no-protocol communication:

- Data written to the no-protocol AJ71C24 send area (in buffer memory) using the TO instruction in a sequence program is output to an external device in the same code.
- Data received from an external device is read from the no-protocol AJ71C24 receive area (in buffer memory) using the FROM instruction in a sequence program.



#### POINT

In the no-protocol mode, data is not converted to ASCII code in the AJ71C24. If ASCII code is required, the data must be processed into ASCII code in the PC CPU.

(2) Designating a word/byte unit for no-protocol mode communication

For data communications in the no-protocol mode, a unit of data to be transmitted may be selected between words and bytes. Default setting for data unit selection is "word", but selection is possible by writing "1" or "0" to address 103H in the buffer memory area.

(Section 7.4.3 gives details about the program to make this setting.)

#### 9.2 Handshake I/O Signals

Signals known as I/O handshake signals are required for no-protocol communications.

These signals (a) output data received from the sequence program to an external device, or (b) detect signals from an external device to enable the sequence program to read them.

		Signal	Timing		
PC CPU ↓ External device	Y <sub>(n + 1)</sub> 0 (Send request)		Turned OFF by program		
	X <sub>n</sub> 0	(Send completed)	Turned ON by AJ71C24		
External device	X <sub>n</sub> 1	(Received data read request)	Turned OFF by AJ71C24		
PC CPU	Y <sub>(n+1)</sub> 1	(Receive data read completed)	Turned ON by AJ71024		

**MELSEC-A** 

#### 9.3 Programming Hints

#### 9.3.1 To write data to the special use area in buffer memory

(1) Buffer memory is not backed up by a battery.

All data in buffer memory is set to the default values when power is turned ON or when the PC CPU is reset. Data changed from the default values must be written to the buffer memory whenever the power is turned ON or the CPU is reset.

- (2) Only TO instruction can be used to write data to the special use area (100H to 11FH). If data is written to the buffer memory using the command in a computer program, the AJ71C24 will not operate correctly. Never try to write data using a computer program.
- (3) If the following functions are used in combination with the dedicated protocol, make sure to allocate the user area in buffer memory so that the same area will not be used by different functions.

If the same area is allocated to different functions, the data in this area is rewritten and communications will not be correctly executed.

- No-protocol mode transmission or bidirectional mode transmission
- No-protocol mode receive or bidirectional mode receive
- Buffer memory read/write (CR/CW command) function
- On-demand function

The memory areas preceding and following the special use area cannot be allocated as a single area. The areas 0H to FFH and 120H to 7FFH must be recognized as independent areas.



(4) If the designation is made to process the send/receive data in the no-protocol mode or bidirectional mode in units of words or bytes, the on-demand data is processed in the same designated unit.

#### 9.3.2 Precautions during data communications

(1) Communications with the computer in multidrop link. In the 1:n multidrop link, the data sent from the computer is received by each AJ71C24.

The message must contain the objective PC CPU where the data is sent and, at the same time, it is necessary to write the sequence program that ignores the received data addressed to other stations.

(Message example)

		r – –				
STX	Space	Station number 0 2	Data length (Binary data)	Data	CR	LF
(02H)	(20H)	(30H) (32H)			(ODH)	(OAH)

(2) Conditions when the AJ71C24 transmission sequence is initialized

The transmission sequence is initialized in the following cases:

- Power is turned ON or the PC CPU is reset by the reset switch.
- •The AJ71C24 CD signal is turned OFF during RS-232C full-duplex communications.

If the CD signal is turned OFF during send or receive processing, data being processed for transmission or the data stored in the AJ71C24 receive data storing OS area is cleared. In full-duplex communications, keep the CD signal ON. The ON/OFF status of the CD signal is ignored if "CD terminal check disabled" is set at 10BH of the buffer memory address.

(3) NULL code transmission from the AJ71C24

A framing error might occur at the AJ71C24 if nothing is sent from the computer to the AJ71C24 via the RS-422 interface. In this case, the AJ71C24 sends "00H" (NULL code) to the computer. This NULL code should be ignored by the computer.

(4) Combined use with dedicated protocols

With the mode setting switch (see Section 4.3.1) of the AJ71C24 placed in any position between "1" through "8", if data communication is executed in the no-protocol mode, data communications can be executed using the dedicated protocol with the other interface.

Data communications cannot be executed by setting one interface to the bidirectional mode and the other to the no-protocol mode.

#### 9.4 Basic Program to Read/Write Buffer Memory

The following describes a basic sequence program to read and write data to and from the AJ71C24 buffer memory.

(1) Reading data from the receive area (FROM, FROMP, DFRO, DFROP)

Data is read from the buffer memory no-protocol receive area (default: 80H to FFH).







(2) Writing data to the send area (TO, TOP, DTO, DTOP)

Data written to the no-protocol send area (default: 0H to 7FH).



### Format



MELSEC-A





### POINT

With an A2ACPU(S1) and A3ACPU, it is possible to execute communications with an external device using the dedicated instructions for the A2ACPU(S1) and A3ACPU.

For these dedicated instructions, see the AJ71C24(S3) computer link module control instructions in the A2A(S1)/A3A Programming Manual (Dedicated Instructions).

**MELSEC-A** 

#### 9.5 Receiving Data in the No-Protocol Mode (External Device → AJ71C24)

(1) Data receive area

The AJ71C24 stores the received data length and received data in the data receive area.

With default setting, buffer memory area 80H to FFH is allocated as the receive area.

This area may be changed as needed. See Section 6.4.5 for the procedure to change the data receive area.

For example, if the data to be received is greater than the AJ71C24 receive area (127 words in default setting), data is received in more than one transmission.

It is advisable to set as "data receive area" is larger than "received data length".



(2) Reading received data

There are two ways of making a request to read the received data:

- By receiving the receive completed code (data receive in variable length), and
- By receiving the set length of data (data receive in fixed length).
- (a) By receiving the receive completed code (variable length)

The AJ71C24 makes a request to read the received data to the sequence program when it receives the receive completed code, predetermined by the user and set to the AJ71C24 buffer memory. The default receive completed code is CR, LF (0D0AH), but this may be changed to any value in the range of 0000H to 00FFH. (For the procedure to change the read completed code, see Section 7.4.1.)

**MELSEC-A** 



(b) By receiving the set data length (fixed length)

The AJ71C24 makes a request to read the received data to the sequence program when it has received the set length of data from an external device.

Using this method, it is possible to receive fixed length data.

Default setting is 127 words, but this value may be changed as required. (For the procedure to change the data length setting, see Section 7.4.2.)



### POINT

(1) When both the receive completed code and the receive completed data length are set to the special application area in buffer memory, both of them are effective.

In this case, the one which is met first triggers the read request signal (Xn1) to the sequence program. See Section 7.4.1 and 7.4.2.

(2) The data received after the reception of the receive completed code or the set length of data has been received is stored in the OS area (279 bytes) of the AJ71C24. The data stored in the OS area is transferred to the data receive area after the data previously stored in this area has been read by the sequence program.

In data communications through the RS-232C interface, the DTR signal is turned OFF to request disconnection of data transmission from the external device if the available area in the OS area where the receive data is stored becomes less than 10 bytes. See appendices 4.

#### (3) Data receive procedure



(4) Data receive program examples



Example 2: By receiving the set length of data, in byte units (receive area allocation default) To receive "AJ71C24" from an external device and to store it to D0 to D4 of PC CPU with the following setting. (AJ71C24 I/O address: 80 to 9F) Computer 7 bytes AJ71C24 Received data read request X81 Received data length is stored Received data read completed Y91 PC CPU (program) (Š) FROM processing PC CPU program example Address (1) 80H D0 X81 00H. 07H 00H, 07H (1) +FROMP H8 H80 DO K1 81H (J) 4AH, (A) 41H D1 (A) 41H (J) 4AH DO /P DO K2 82H (1) 31H, (2)D2 (7) 37H (1) 31H, (7) 37H 83H (C) 43H D3 (C) 43H (2) 32H. ÷Ρ Z (2) 32H. D0 D1 84H (4) 34H D4 (4) 34H FROMP H8 H81 D1 KOZ OOH. (2) 00Н Sequence AJ71C24 buffer memory Y91 (3) program data memory POINT • Even if transmission data units are set to byte units, the FROM instruction in a sequence program operates in word units. Therefore, the length of receive data must be converted to the number of buffer memory points (word units). In the above example, 7 bytes of data must be converted into 4 words  $(7 \div 2 = 3.5...).$  When an odd number of bytes of data is received, the higher 8 bits of the last address read by the FROM instruction are "00H".

**MELSEC-A** 

**MELSEC-A** 

#### REMARK

If the receive data length exceeds the no-protocol mode receive buffer memory size, the data is processed as described below.

(1) When the receive completed code is used:

If the AJ71C24 receives data that exceeds the receive area size, it turns ON the received data read request signal Xn1 when data equivalent to the receive area size has been received.

Reading the remaining data is enabled at the time the sequence program turns the receive data read completed signal Y(n+1)1 ON.

These steps are repeated until the receive completed code is received.

Set the receive area size so that "receive-completion data length" is less than "no-protocol mode receive buffer memory size".

Example: To receive 150 words of data while receive area is set at 80H to FFH (default).



(2) When receive completion data length is used:

If the receive completion data length is set greater than the receive area size, the noprotocol receive buffer memory size (default: 127 words) which is set at buffer memory address 107H is taken as the receive completion data length.

Set the receive area size so that "receive completion data length" is less than "no-protocol mode receive buffer memory size".

Example: To receive 150 words of data while receive area is set at 80H to FFH (default setting).



(5) Clearing the receive buffer memory

If and error occurs due to failure of an external device, for example, while receiving data from an external device in the no-protocol mode, the data received up to the error may be incorrect or interrupted. To received up to the error may be incorrect or interrupted. To receive after an error has occurred it is possible to cleaa all received data and initialized the AJ71C24 buffer memory.

(a) Error detection

The following methods are used to detect errors while data is being received.

1) Reading the error LED display area

To detect errors the PC CPU can read the LED ON/OFF statuses, stored at buffer memory address 101H as transmission error data.

2) PC input signals

Signals such as READY signals from external devices are connected to the PC CPU as input signals. The PC CPU can detect errors from the ON/OFF status of these signals.

- (b) Clearing receuved data
  - 1) Range of data cleared

All data already received by the AJ71C24 is cleared and the no-prptocol mode receive buffer memory area is initialized (See Appendix 4 for details).

2) How to clear received data

Received data is cleared by writing "1" to buffer memory address 10DH using the [TO] instruction.

After clearing received data, the AJ71C24 clears the "1" that was written to buffer memory address 10DH.

The received data may be cleared while the receive data read request signal (Xn1) and received data read completed signal (Y(n+1)1) are OFF.

Use Xn1 and Y(n+1)1 as an interlock for TO instruction.



#### 9.6 Sending Data in the No-Protocol Mode (AJ71C24 → External Device)

In this section, "sending" means outputting data which is in the no-protocol mode AJ71C24 send area to an external device receive area. This is in response to turning the PC CPU send request signal (Y(n+1)0) ON.

(1) Send area and writing send data

The send data length and send data are written to the send area.

- (a) The length of send data to be written (or having been written) to the send data storage area is written to the no-protocol send data length storage area in either words or bytes.
- (b) The data to be transmitted is written to the send data storage area.

When the send request signal (Y(n+1)0) is turned ON after (a) and (b) have been executed, the AJ71C24 transmits the set length of set data from the send data storage area in the order of address number.

By default, buffer memory area 0H to 7FH is allocated to the AJ71C24 send area.

It is however possible to change the send area allocation. (See Section 7.4.4.)



The unit word/byte of send data length depends on the setting (address 103H).

Use the TO instruction to set the length of data to be transmitted.

Data to be transmitted is stored sequentially from the lowest address.

(5) Clearing the receive buffer memory

If and error occurs due to failure of an external device, for example, while receiving data from an external device in the no-protocol mode, the data received up to the error may be incorrect or interrupted. To received up to the error may be incorrect or interrupted. To received up to the error may be incorrect or interrupted. To receive after an error has occurred it is possible to cleaa all received data and initialized the AJ71C24 buffer memory.

(a) Error detection

The following methods are used to detect errors while data is being received.

1) Reading the error LED display area

To detect errors the PC CPU can read the LED ON/OFF statuses, stored at buffer memory address 101H as transmission error data.

2) PC input signals

Signals such as READY signals from external devices are connected to the PC CPU as input signals. The PC CPU can detect errors from the ON/OFF status of these signals.

- (b) Clearing received data
  - 1) Range of data cleared

All data already received by the AJ71C24 is cleared and the no-prptocol mode receive buffer memory area is initialized (See Appendix 4 for details).

2) How to clear received data

Received data is cleared by writing "1" to buffer memory address 10DH using the [TO] instruction.

After clearing received data, the AJ71C24 clears the "1" that was written to buffer memory address 10DH.

The received data may be cleared while the receive data read request signal (Xn1) and received data read completed signal (Y(n+1)1) are OFF.

Use Xn1 and Y(n+1)1 as an interlock for TO instruction.



#### 9.6 Sending Data in the No-Protocol Mode (AJ71C24 → External Device)

In this section, "sending" means outputting data which is in the no-protocol mode AJ71C24 send area to an external device receive area. This is in response to turning the PC CPU send request signal (Y(n+1)0) ON.

(1) Send area and writing send data

The send data length and send data are written to the send area.

- (a) The length of send data to be written (or having been written) to the send data storage area is written to the no-protocol send data length storage area in either words or bytes.
- (b) The data to be transmitted is written to the send data storage area.

When the send request signal (Y(n+1)0) is turned ON after (a) and (b) have been executed, the AJ71C24 transmits the set length of set data from the send data storage area in the order of address number.

By default, buffer memory area 0H to 7FH is allocated to the AJ71C24 send area.

It is however possible to change the send area allocation. (See Section 7.4.4.)



The unit word/byte of send data length depends on the setting (address 103H).

Use the TO instruction to set the length of data to be transmitted.

Data to be transmitted is stored sequentially from the lowest address.

**MELSEC-A** 



#### (2) Data sending procedure



#### (3) Data transmission program examples

**MELSEC-A** 



### **10. COMMUNICATIONS IN THE BIDIRECTIONAL MODE**

Bidirectional communications with a computer is possible only when a computer and an AJ71C24 are linked in a 1 : 1 ratio.

Always read this section when the RS-422 and RS-232C interfaces are used with the dedicated protocol and in the bidirection mode individually by setting the mode setting switch at the AJ71C24 in any position of "1" to "8".

It is not necessary to read this section when the interface is used with the

#### POINT

Buffer memory used in the bidirectional mode

In sections other than this, buffer memory used in the bidirectional mode is described as the buffer memory used for the no-protocol mode. Because the application purposes are the same, simply think of the "noprotocol mode" as the "bidirectional mode".

Examples:

- No-protocol mode send area
  - → Bidirectional mode send area
- No-protocol send buffer memory head address setting area
  - → Bidirectional send buffer memory head address setting area

#### 10.1 Bidirectional Mode Basics

(1) What bidirectional mode means

In bidirectional communications:

The bidirectional receive/send area in an AJ71C24 buffer memory is used for data commuications with a computer.

The data written to an AJ71C24 buffer memory by the TO instruction in a sequence program is transmitted to a computer in the same code with the control code (ENQ=05H) prefixed to the data to be transmitted.



An AJ71C24 receives a response from a computer.

The data received from a computer is stored in an AJ71C24 received area and read by the FROM instruction in the sequence program (the data received is transferred in the code as received).

The response data is transmitted to a computer in response to the read completed signal.



### POINT

In the bidirectional mode, data is not converted to ASCII code in the AJ71C24. If ASCII code is required, the data must be processed into ASCII code in the PC CPU.

(2) Designating word/byte units for bidirectional mode communications

For data communications in the bidirectional mode, units of data to be transmitted may be selected between words and bytes. Default setting for data unit selection is "word", but selection is possible by writing "1" or "0" to address 103H in the buffer memory area.

(Section 7.4.3 gives details of the program to make this setting.)
### 10.2 Handshake Signals and Buffer Memory

(1) Handshake signals in the bidirectional mode

Signals known as I/O handshake signals are required for communications in the bidirectional mode.

These signals output data received from the sequence program to a computer or detect signals from an external device to enable the sequence program to read them.



The number "n" appended to X and Y is determined according to the position where the AJ71C24 is loaded and the number of I/O modules loaded prior to this module. If this module (AJ71C24) is loaded at slot 0 in a base module, Xn0 is expressed as "X0".

## **10. COMMUNICATIONS IN THE BIDIRECTIONAL MODE**

**MELSEC-A** 

### (2) Buffer memory used in the bidirectional mode

(a) Special applications area (1000 to 1000 to	(a)	) Special	applications	area	(100H to	1FFH)
--	-----	-----------	--------------	------	----------	-------

Address	Name	Description		
103H	Word/byte designation area for bidirectional mode	<ul> <li>The unit (word/byte) of data length of a message transmitted between a computer and a PC CPU is designated with a TO instruction in a sequence program.</li> <li>This sets the unit of data to be stored in the send data length storage area (default address 0H) and the received data length storage area (default address 80H).</li> <li>0: Word (default)</li> <li>1: Byte</li> </ul>		
104H	Bidirectional mode send buffer memory area head address designation area	<ul> <li>The head address of the area used for bidirectional mode send buffer memory area (send data length storage area and send data strage area) is designated with a TO instruction in a sequence program.</li> <li>The area of the designated address is set as the send data length storage area. (0 to FEH or 20H to 7FEH : Bidirectional send buffer memory head address. (default : 0H)</li> </ul>		
105H	Bidirectional mode send buffer memory length designation area	<ul> <li>The length of the area used for bidirectional mode send is designated with a TO instruction in a sequence program. (default: 80H).</li> <li>When 0H to FFH area is used, 2H to 100H: Bidirectional send buffer memory When 120H to 7FFH area is used, 2H to 6E0H: Bidirectional send buffer memory length</li> </ul>		
106H	Bidirectional mode receive buffer memory area head address designation area	<ul> <li>The head address of the area used for bidirectional mode receive buffer area (receive data length storage area and receive data storage area) is designated with a TO instruction in a sequence program.</li> <li>The area of the designated address is set as the receive data length storage area.</li> <li>OH to FEH 20H to 7FEH: Bidirectional mode receive buffer memory head address. (default: 80H)</li> </ul>		
107H	Bidirectional mode receive buffer memory length designa- tion area	<ul> <li>The length of the area used for bidirectional mode data receive is designated with a TO instruction in a sequence program (default: 80H).</li> <li>When 0H to FFH area is used, 2H to 100H: Bidirectional receive buffer memory length When 120H to 7FFH area is used, 2H to 6E0H: Bidirectional receive buffer memory length</li> </ul>		

(continued on page 10-6)

## **10. COMMUNICATIONS IN THE BIDIRECTIONAL MODE**

**MELSEC-A** 

(continued)

Address	Name	Description
112H	Bidirectional mode designa- tion area	<ul> <li>Whether the interface communications mode is no-protocol or bidirectional is designated with a TO instruction in a sequence program.</li> <li>0: No-protocol mode (default)</li> <li>1: Bidirectional mode</li> </ul>
113H	Time-out check time designa- tion area	<ul> <li>The time-out check time (until the reception of a response after transmission of data to the computer) is designated with a TO instruction in a sequence program.</li> <li>OH : Time-out is not checked (default)</li> <li>1H to FFFFH : Time-out check time (100 msec units) The most significant bit in the area is not regarded as the sign bit. The set value is regarded to designate value in the range of 1 through 65535.</li> </ul>
114H	Data valid/invalid designation area at simultaneous transmis- sion	<ul> <li>How the receive and send data at an AJ71C24 is processed if data transmission at a computer and an AJ71C24 occurs simultaneously is designated with a TO instruction on a sequence program. (Section 10.6 covers silmultaneous transmission)</li> <li> <u>b15 to b8b7 to b0</u>         (default: 000H)         <ul> <li>Generation (default: 000H)</li> <li>Receive data (00H: valid, 01H: Invalid)</li> <li>Send data (00H: valid, 01H: Invalid)</li> </ul> </li> </ul>
115H	Bidirectional mode check sum enable/disable designation area	<ul> <li>Whether or not check sum is appended for bidirectional mode communications is designated with a TO instruction in a sequence program.</li> <li>(This designation is not related to the setting of DIP switch SW21.)</li> <li>0: Check sum enabled (default)</li> <li>1: Check sum disabled</li> </ul>
116H	Error storage area for data send	<ul> <li>If an error occurs during data communications, the error code is transmitted by an AJ71C24. (The area designated in 117H retains the error code of the fast data receive error.)</li> </ul>
117H	Error storage area for data received	OH : Normal termination (no error) 0001H to : Abnormal termination (error) 0082H : Section 11.2 gives error code details.

## POINT

)

)

)

The area described above is the special applications area for bidirectional mode communications.

For other special applications areas used for data communications, see Section 3.5, section 5, and section 7.

Address	Name	Description
OH to FFH and 120H to 7FFH	Send data length storage area	<ul> <li>The length (words or bytes) of data written to the send data storage area, to be transmitted from the AJ71C24 to the computer, is designated with a TO instruction in a sequence program</li> <li>The set value is used as it is to designate data length in a message to be sent to the computer.</li> <li>The unit of data length is determined by the value set at address 103H.</li> <li>Set the send data length within the send data storage area length, described below.</li> </ul>
	Send data length storage area	<ul> <li>The data to be transmitted to the computer is designated with a TO instruction in a sequence program.</li> <li>The buffer memory length and length of the send data and send data length storage areas are determined by the values set at 104H to 105H.</li> <li>( Default: Send data length storage area address : 0H Send data storage area address : 1H to 7FH )</li> </ul>
	Received data length storage area	<ul> <li>The data length in the message received from the computer is written by an AJ71C24 as it is as the received data length. Data length expresses the number of words/bytes at the data section in the message.</li> <li>The unit of data length is determined by the value set at address 103H.</li> <li>Transmit the data from the computer within the receive data storage area length described below.</li> </ul>
	Received data length storage area	<ul> <li>The data in the data section in the message received from a computer is transmitted by the AJ71C24 as it is received.</li> <li>The buffer memory length and length of the received data and received data length storage areas are determined by the values set at 106H to 107H.</li> <li>(Default: Received data length stora area address : 80H Received data storage area address : 81H to FFH</li> </ul>

(b) User areas (0H to FFH and 120H to 7FFH)

### 10.3 Programming Hints

### 10.3.1 System configuration and communications mode for bidirectional mode communications

(1) System configuration and the AJ71C24 mode setting

Data communications in the bidirectional mode is possible only in the system where a computer and the AJ71C24 are linked in a 1 : 1 ratio. The mode setting switch in the AJ71C24 should be set in any position of "1" to "8".

(2) Usable with dedicated protocols

When data communications is executed in the bidirectional mode, data communications using the dedicated protocol is possible with the other interface.

Data communications using the bidirectional mode and the no-protocol mode at the same time is not possible.



### 10.3.2 To write data to a special applications area in buffer memory

(1) Buffer memory is not battery backed up by a battery

All data in buffer memory is set to the default values when power is turned ON or when the PC CPU is reset.

The data changed from the default values must be written whenever the power is turned ON or the PC CPU is reset.

- (2) Only TO instruction can be used to write data to the special applications area (100H to 11FH).
- (3) If data is written using the command in a computer program, the AJ71C24 will not to operate correctly. Never try to write data using a computer program.

If the following functions are used in combination with the dedicated protocol, allocate the user area in buffer memory so that the same area will not be used by different functions.

If the same area is allocated to different functions, the data in this area is rewritten and communications will not be correctly executed.

- Bidirectional mode send
- Bidirectional mode receive
- Buffer memory read/write (CR/CW command) function
- On-demand function

The memory areas preceding and following the special applications area cannot be allocated as a single area. The areas of 0H to FFH and 120H to 7FFH must be recognized as independent areas.

Example:



(4) If designation is made to process the send/receive data in the bidirectional mode in units of words or bytes, the on-demand data with the dedicated protocol is processed in the same designated unit.

## **10. COMMUNICATIONS IN THE BIDIRECTIONAL MODE**

**MELSEC-A** 

### 10.3.3 Precautions during data communications

- (1) The conditions under which the AJ71C24 transmission sequence is initialized are as follows:
  - The power supply is turned ON or the PC CPU is reset with the reset switch.
  - Data communications has completed normally.
  - The response message (ACK or NAK) is transmitted.
  - During full-duplex communications through the RS-232C interface, the CD signal is turned OFF.

The ON/OFF status of the CD signal is ignored if the CD terminal check function is disabled.

(2) Send request signal made by the computer

To transmit data from an AJ71C24 send area to a computer receive area, follow the steps described in Section 10.9.

Once the send request signal (Y(n+1)0) is turned ON, do not turn it OFF until the send completed signal (Xn0) is turned ON.

When the send request signal is turned OFF by turning ON the send completed signal, read the error code storage area (116H) for data transmission to check the send result.

(3) Data send from the computer send area or AJ71C24 send area

To transmit data from a computer or AJ71C24 in the bidirectional mode, start data communications in sequence only after the receive/send of the response for the previous data send/receive has been completed.

(4) Data length

The data length in a message must be smaller than the send or receive data storage area that is set at the special applications area.

(a) Data transmitted from an AJ71C24 send area to a computer-receive area

Data length must be smaller than the send data storage area length [(set value at buffer memory address 105H) - 1 (words)].

(b) Data transmitted from a computer send area to AJ71C24 receive area

Data length must be smaller than the received data storage area length [(set value at buffer memory address 107H) - 1 (words)].

- (5) NAK code
  - (a) Transmitting NAK from an AJ71C24 to a computer

The NAK response is given from an AJ71C24 to a computer if an error is detected.

Therefore, the NAK response might be given while the computer is transmitting data if communications is made in the full-duplex mode.

An AJ71C24 ignores the designated length of received data if it detects an error while receiving data. If the data length is incorrect, the data received is ignored until the ENQ code is received.

(b) Transmitting NAK from a computer to an AJ71C24

**To transmit the NAK from a computer to an AJ71C24**, transmit a **2-byte error code following the NAK code**.

If the NAK code is received as the response, execute error processing according to the error code received directly after the NAK code.

The error codes related to the bidirectional mode communications are described in Section 11.2.

(6) Time-out check by a computer

If a time-out check is made for data transmitted from a computer send area to an AJ71C24 receive area in the bidirectional mode, the time-out check time to be set must be longer than the value shown below.

(Maximum scan time of the PC CPU x 2) + 100 msec

(7) NULL code send from an AJ71C24

A framing error might occur at the AJ71C24 if nothing is transmitted from a computer to an AJ71C24 via the RS-422 interface. In this case, the AJ71C24 sends "00H" (NULL code) to the computer receive area. These NULL codes should be ignored by the computer.

The computer should also ignore all data transmitted from the AJ71C24 prior to an ENQ, ACK, or NAK code.

### 10.4 Bidirectional Control Procedure Basics

(1) Transmitting data from an AJ71C24 to a computer



- (a) Area A: Data send from an AJ71C24 to a computer
- (b) Area B: Data send from a computer to an AJ71C24
- (c) Write a program so that data is transmitted from left to right.(Example: For area A, data is transmitted from ENQ to right)
- (2) Transmitting data from a computer to an AJ71C24



- (a) Area A: Data send from a computer to an AJ71C24
- (b) Area B: Data send from an AJ71C24 to a computer
- (c) Write a program so that the data is transmitted from left to right.(Example: For area A, data is transmitted from ENQ to right)

### 10.5 Bidirectional Communications Basics

### 10.5.1 Control protocols



### 10.5.2 Message format

(1) Control code

Signal Name	Code (hexadecimal)	Meaning	Application
ENQ	05H	Enquiry	The code used to begin data send.
ACK	06H	Acknowledge	The code returned to the mating station when data has been received correctly.
NAK	15H	Nagative Acknowledge	The code returned to the sending stations when data has not been receiving correctly. (immediately followed by an error code)

(a) Data send from an AJ71C24 to a computer

The AJ71C24 appends the control code to be transmitted.

(b) Data send from a computer to an AJ71C24

The AJ71C24 checks the control code received. It is not possible to read the control code from a sequence program.

(2) Data length

Data length expresses the number of bytes or words of data in the data area in 2-byte binary data. Data length units are determined according to the setting at address 103H of the buffer memory.

(a) Data send from an AJ71C24 to a computer

The data length to be transmitted is the value written to the send data length storage area of the AJ71C24 buffer memory by the TO instruction in a sequence program.

The AJ71C24 transmits the written value as it is from the lower byte (L).

(b) Data send from a computer to an AJ71C24

The AJ71C24 checks the received data length. When it is correct, the AJ71C24 writes the first 1 byte to the lower byte position (L) of the received data length storage area of the AJ71C24 buffer memory.



(3) Data area

The data of 00H to FFH code can be processed in a string of 1-byte data as the send data.

(a) Data send from an AJ71C24 to a computer

The data area to be transmitted is the value written to the send data storage area of the AJ71C24 buffer memory by the TO instruction in a sequence program.

The AJ71C24 transmits the data according to the designated length and byte/word units sequentially from the lower address in unchanged codes.

(b) Data send from a computer to an AJ71C24

The data area received is written to the received data storage area sequentially from the lower address in unchanged codes as they are received.

The data length to be written is determined by the data length in the received message and the designated word/byte units.

(4) Check sum

The check sum is the lower 2 bytes (16 bits) of the result obtained by adding the data length and the data area in the message as binary data.

If the setting at address 115H is "1", the check sum is not required.

(a) Data send from an AJ71C24 to a computer

The AJ71C24 calculates and adds the check sum.

If the check sum is not processed, the check sum is not transmitted.

(b) Data send from a computer to an AJ71C24

The AJ71C24 checks and processes the check sum received. It is not possible to read the check sum from a sequence program.

When the setting is "check sum is disabled", the received data following the data of the designated length is ignored up to the next control code.



(5) Error code

An error code indicates the error content when an NAK response is received. The code is transmitted and received in the range of 0001H to 00FFH. Section 11.2 gives error code details.

(a) Data send from an AJ71C24 to a computer

The AJ71C24 appends the error code.

When transmitting an error code, the AJ71C24 writes the same error code to its error code storage area in the received data buffer memory area.

(b) Data send from a computer to an AJ71C24

The AJ71C24 writes the received error code to the error code storage area in its send data buffer memory area.

### POINT

In bidirectional communications, check sum and error codes are all binary data. Note that in the dedicated protocol, they are handled in ASCII code.

### 10.6 Processing an AJ71C24 for Simultaneous Send in Full-Duplex Mode

Processing by the AJ71C24 varies depending on the setting (valid/invalid setting at simultaneous transmission) when the computer and the AJ71C24 transmit data at the same time to each other.



Buffer Memory Setting	Setting	Processing by AJ71C24		
(Address 114H)		Send Processing	Receive Processing	
0000Н	Send data : Valid Received data : Valid	After completing data send ((1)- 1), the AJ71C24 waits for response ((1)-2) while checking time-out error. Normal or abnormal send com- pletion is confirmed by response and its status is transmitted to the sequence program via the buffer memory.	After completing data receive ((2)-1), the AJ71C24 transmits the response ((2)-2). The received data and receive result are transmitted to the se- quence program via the buffer memory.	
0100Н	Send data : Invalid Received data : Valid	After completing data send ((1)- 1), the AJ71C24 transmits the se- quence program of a simultaneous transmission error (error code: 3) via the buffer memory. The AJ71C24 does not wait for a response ((1)-2).	After completing data receive ((2)-1), the AJ71C24 transmits the response ((2)-2). The receive data and receive result are transmitted to the se- quence program via the buffer memory.	
0001H	Send data : Valid Received data : Invalid	After completing data send ((1)- 1), the AJ71C24 waits for a response ((1)-2) while checking time-out error. Normal or abnormal send com- pletion is confirmed by a response and its status is trans- mitted to the sequence program via the buffer memory.	Data receive ((2)-1) is ignored and received data is discarded. The response ((2)-2 is not trans- mitted. Data receive is not transmitted to the sequence program.	
0101H	Send data : Invalid Received data : Invalid	After completing data send ((1)- 1), the AJ71C24 transmits the se- quence program of a simultaneous transmission error (error code: 3) via the buffer memory. The AJ71C24 does not wait for a response ((1)-2).	Data receive ((2)-1) is ignored and received data is discarded. The response ((2)-2 is not trans- mitted. Data receive is not transmitted to the sequence program.	

### 10.7 Basic Program to Read/Write Buffer Memory

The following describes a basic sequence program to bidirectional read and write data to and from the AJ71C24 buffer memory.

(1) Reading data from the receive area (FROM, FROMP, DFRO, DFROP)

Data is read from the buffer memory bidirectional receive area (default: 80H to FFH).







(2) Writing data to the send area (TO, TOP, DTO, DTOP)Data written to the bidirectional send area (default: 0H to 7FH).



### Format



Example: To transmit 5-word data after writing "ABCDEFG123" to the buffer memory area from 1H when the AJ71C24 I/O numbers are allocated to 60 to 7F.



### 10.8 Receiving Data in the Bidirectional Mode (Computer → AJ71C24)

(1) Data receive area

The AJ71C24 stores the received data length and the received data in the data receive area.

With a default setting, 80H to FFH in the buffer memory is allocated as the data receive area.

This area may be changed as needed. Section 7.4.5 gives procedure for changing the data receive area.



If the length of the data area in the message transmitted from the computer is greater than the received data storage area (default: 127 words), split the data area into several blocks so that its length is smaller than the received data storage area and append the block number to specify each data area block.

Message format example:





(2) Reading received data

The AJ71C24 makes a read request to the PC CPU at the following timing (the timing at which the X1A1 signal in the program example in (4) is turned on).

- When the data length in the message and the set data length (bytes or words as set in address 103H) have been received.
- If the check sum is processed, when the check sum has been received with the above mentioned data area.

Example:

Word/byte setting: Word units Data length in message: 10 In this case, the AJ71C24 makes a read request to the the sequence program at the time 10 words of data (plus the check sum) have been received.

When the read request (Xn1) for the received data is made read the data length and that length of data with a FROM instruction in a sequence program and turn OFF the received data read completed signal (Y (n+1)1).



(3) Data receive processing







### 10.9 Transmitting Data in the Bidirectional Mode (AJ71C24 → Computer)

Transmitting means outputting data which was written to the bidirectional mode send buffer memory area (hereafter referred to as the send area), from the AJ71C24 to a computer in response to turning ON the PC CPU send request signal (Y(n+1)0).

(1) Send area and writing send data

The send data length and send data are written to the send area.

- (a) The length of data to be written (having been written) to the bidirectional send data length storage area in either words or bytes.
- (b) The data to be transmitted is written to the send data storage area.

When the send request signal (Y(n+1)0) is turned ON after (a) and (b) have been executed, the AJ71C24 transmits the designated length of designated data from the send data storage area sequentially from the lower address.

By default, the buffer memory area 0H to 7FH is allocated to the send area.

This area may be changed as needed. Section 7.4.4 gives the procedure for changing the send area addresses.









### (3) Transmission program examples



### 11. TROUBLESHOOTING

This chapter describes errors which can occur with the AJ71C24 procedures.

#### 11.1 NAK Error Codes with Dedicated Protocols

Table 11.1 gives the error codes and their descriptions when the NAK code is transmitted between the computer and the PC CPU as 2-digit ASCII (hexadecimal) between 00H and FFH.

If several errors occur simultaneously, the code with the lowest number takes precedence and is transmitted.

If any of the following errors occur, the transmission sequences are initialized and LEDs 2-N3U and 4-NEU (LED Nos. 4 and 7) are turned ON.

Error Code (Hexadecimal)	Error	Error Description	Indicator LED No.	Corrective Actions
оон	Disable during RUN	<ul> <li>Invalid access has been made during RUN.</li> <li>(1) Data has been written to a PC CPU with the SW22 OFF (write disable during RUN).</li> <li>(2) Sequence program and parameters have been written.</li> </ul>	2-C/N (LED No.16) 4-C/N (LED No.20)	<ol> <li>Start communicationss after turning ON SW22.</li> <li>Write parameters after set- ting the PC CPU to STOP.</li> </ol>
01H	Parity error	Parity error With the SW16 ON (parity enabled), the parity check result does not match the state of SW17 (odd/even parity).	2-P/S (LED No.17) 4-P/S (LED No.21)	Check control protocol, change the SW setting or data.
02H	Sum check error	Sum check error With the SW21 ON (sum check enabled), the sum check result of received data does not match the sum check code of transmitted data, i.e., send data is dif- ferent from received data.	2-P/S (LED No.17) 4-P/S (LED No.21)	Check data transmitted from computer and sum check result. Correct invalid data.
03H	Protocol error	Communications protocol not valid. Communications have been made with a protocol different from the one set by the mode setting switch.	2-PRO (LED No.18) 4-PRO (LED No.22)	Check and correct the mode setting switch position and control protocol and restart data communications.
04H	Framing error	Framing error Data does not match the setting of SW18 (stop bit).	2-SIO (LED No.19) 4-SIO (LED No.23)	Change the setting of SW18 or the control protocol.
05H	Overrun error	Overrun error New data has been transmitted before AJ71C24 receives all the preceding data.	2-SIO (LED No.19) 4-SIO (LED No.23)	Decrease the data transmis- sion speed and restart data communications.
06H	Character area error	<ul> <li>Character area A, B, or C error, or designated command does not exist.</li> <li>(1) The designation of the character area A, B, or C for the control protocol set with the mode setting switch is not correct.</li> <li>(2) A command used with the protocol does not exist.</li> <li>(For example, a subsequence program was designated to be used with A1N or A2NCPU.) The set device number does not exist in the set PC CPU.</li> <li>(3) The device number is not set with the required number of characters. (ACPU common command: 5 characters, AnACPU dedicated command: 7 characters)</li> </ul>	2-PRO (LED No.18) 4-PRO (LED No.22)	<ol> <li>Check and correct the character area A,B, or C and restart data communications.</li> <li>See the functions list in Section 3.3.1 and the ACPU User's Manual to correct the designated commands, and restart data communications.</li> <li>See Section 8.7.1 to correct the number of setting characters of the device number, and restart data communications.</li> </ol>

#### Table 11.1 Error Code List

## **11. TROUBLESHOOTING**

Error Code (Hexadecimal)	Error	Error Description	Indicator LED No.	Corrective Actions
07H	Character error	Character error received. A character other than "A to Z", "0 to 9", " and control codes in Section 8.4.5 (1) has been	2-PRO (LED No.18) 4-PRO (LED No.22)	Check and correct data.
08H	PC CPU access error	Buffer memory is unable to make communica- tions with the PC CPU. The PC CPU is not the type mentioned in Section 2.2.	2-C/N (LED No.16) 4-C/N (LED No.20)	Use a PC CPU which can per- form data communications.
10H	PC CPU number error	Defined PC CPU number does not exist. The PC CPU number designated with the protocol was not the self (FFH) or a station number set with the MELSECNET link parameters.	2-C/N (LED No.16) 4-C/N (LED No.20)	Change the PC CPU number to the self (FFH) or a station number set with the MELSEC- NET link parameters, and res- tart data communications.
11H	Mode error	Incorrect communications between an AJ71C24 and a PC CPU. After the AJ71C24 has correctly received a request from the computer, normal data communications is not performed between the AJ71C24 and PC CPU due to noise or some other reason.		Restart data communications. If the error recurs, (a) check for noise and/or other causes, or (b) replace the AJ71C24. Restart data communications.
12H	Special function module designa- tion error	Special function module designation error. A special function module, having buffer memory and capable of performing data communications, is not placed in the designated special function module number's position. Or the module number is wrong.	2-C/N (LED No.16) 4-C/N (LED No.20)	Check control protocol data or change the special func- tion module location.
13H	Program step number designa- tion error	Error in the designation of a sequence pro- gram step number. A step number was designated which lies outside the program range designated by the PC CPU parameters.	2-PRO (LED No.18) 4-PRO (LED No.22)	Designate a step number which lies within the desig- nated range, or change the parameters and restart trans- mission.
18H	Remote error	Remote RUN/STOP impossible. Remote STOP/PAUSE has already been ex- ecuted from another module (such as another AJ71C24).	2-PRO (LED No.18) 4-PRO (LED No.22)	Check for and reset remote STOP/PAUSE from another module.
20H	Data link error	Access was made to a station with which communications has been discontinued.	2-C/N (LED No.16) 4-C/N (LED No.20)	Check the state of data link.
21H	Special function module bus error	Memory access to the special function module cannot be made (for command TR, TW). (1) Special function module control bus error. (2) Special function module breakdown.	2-C/N (LED No.16) 4-C/N (LED No.20)	PC CPU, base unit, special function module or AJ71C24 hardware fault. Consult the nearest Mitsubishi repre- sentative.

### REMARK

- (1) Error codes 00H to 08H are transmitted to a computer after diagnosis by an AJ71C24, when access is made by the computer to the AJ71C24.
- (2) Error codes 10H to 21H are transmitted from an AJ71C24 to a computer after diagnosis by a PC CPU when access is made by an AJ71C24 to the PC CPU.

### 11.2 Bidirectional Mode Error Codes

Table 11.2 gives the error codes, error descriptions, and corrective actions for errors which may occur during bidirectional mode communications.

The following error codes (1-word integers) are transmitted in order of the lower byte and the higher byte immediately following the NAK code when an error has occurred. (e.g., when the error code is  $01_{\text{H}}$ ,  $01_{\text{H}}$  is transmitted first, and then  $00_{\text{H}}$  is transmitted.)

Error Code (Hexadecimal)	Error Descriptions	Corrective Actions		
01H	Send data length error	Either (a) make the setting size of the send data length storage area in the buffer memory for bidirectional transmission smaller than the size of the send data storage area, or (b) set the send data length to "1" or greater. (Data which does not have a data part cannot be transmitted using the bidirectional mode.)		
02H	Response message time-out error	Set the computer so that it transmits the response message (in response to the data received from the AJ71C24) to the AJ71C24 within the set value of the time-out time setting area (address 113H) in the AJ71C24 buffer memory.		
03Н	Simultaneous transmission error	Either (a) interlock the computer with the AJ71C24 so that they cannot begin transmitting data simultaneously to each other, or (b) set the data valid/invalid setting area (address 114H) in the AJ71C24 buffer memory to "valid".		
10H	Error code is not received when the NAK code is received	When the computer transmits the NAK code to the AJ71C24 in response to the data received from the AJ71C24, an error code should be added immediately after the NAK code.		
22H~5FH	Errors designated by the user	These error codes are added to immediately after the NAK code. Take corrective actions according to the procedure fixed by user.		
80H	SIO error at data receive Framing error Overrun error	<ul> <li>Transmit data from the computer according to the following settings with the AJ71C24 (see Section 4.3.2 for SW12 to SW18).</li> <li>Data bit length with SW12</li> <li>Transmission speed with SW13 to SW15</li> <li>Stop bit length with SW18</li> <li>Use insulation transformers (noise-cutting transformers) to eliminate noise.</li> </ul>		
<sup>^</sup> 81H	Check sum error Parity error (only at data receive)	<ul> <li>To transmit the check sum to the AJ71C24, obtain the check sum as described in Section 10.5.2. Set the check sum enable/disable setting area (address 115H) in the AJ71C24 buffer memory to 'disable', so that the check sum is not transmitted.</li> <li>Transmit data from the computer according to settings with SW16 and SW17 of the AJ71C24.</li> </ul>		
83H	Received data length error	Either (a) make the data part length and the set value of the data part length of the receive message less than the size of the received data storage area, or (b) transmit correctly the data length (0001H or more) contained in the message which is transmitted to the AJ71C24. (Data which does not have the data part cannot be transmitted using the bidirectional mode.)		
83H	Received data time-out error	When data is transmitted from the computer, set the actual length of the data part to the data length part. (The AJ71C24 executes the time-out check (as set with address 113H of the buffer memory) if it fails to receive data of a set length. This error occurs when it fails to receive the next data within the set time.)		

Table 11.2 Error Code List

### **11. TROUBLESHOOTING**

### 11.3 Troubleshooting OFF

This section describes basic troubleshooting procedures for the AJ71C24. The User's Manuals give information on PC CPU module troubleshooting.

### 11.3.1 Troubleshooting flow chart

The state of errors is described as follows:



### 11.3.2 When the "RUN" LED is turned OFF



### 11.3.3 When the neutral state does not change or data is not received

The AJ71C24 LED remains ON indicating (a) the neutral state, or (b) that communications is disabled (even though a communications request is made to the AJ71C24). The computer cannot receive data.



### 11.3.4 When the 2-C/N (LED No. 16) or 4-C/N (LED No. 20) is turned ON

Flow chart to use when the 2-C/N (LED No. 16) or 4-C/N (LED No. 20) on the AJ71C24 panel turns ON.



### 11.3.5 When communications sometimes fails



### 11.3.6 When undecoded data is transmitted

Use this flow chart when the AJ71C24 (in response to data from the computer) transmits code and data which is not included in the control code.



### APPENDICES

### APPENDIX 1. Precautions Concerning Compatibility and the Use of Existing Programs Prepared for the AJ71C24 Computer Link Module

The following sections describe precautions which should be taken when using the AJ71C24-S6 computer link module (hereafter called the AJ71C24-S6). These precautions cover compatibility with the AJ71C24 computer link module (hereafter called the AJ71C24), the use of existing programs prepared for the AJ71C24, and procedures for changing, adding, and installing modules to the existing network.

### 1.1 Compatibility

Ì

)

The AJ71C24-S6 and the AJ71C24 have the same dimensions and can be installed in the same way. They also use the same basic programs (PC CPU programs and computer programs).

Compatibility is maintained within the functions supported by the AJ71C24.

#### 1.2 Precautions When Using Existing Programs

(1) Buffer memory read/write operations (CR and CW commands)

Addresses 100H to 11FH in the buffer memory of the AJ71C24-S6 are allocated for special applications.

Therefore, to read buffer memory or write data to the buffer memory using the CR or CW commands, use the memory areas in addresses 120H and above.

(2) Input/output for PC CPU

The READY signal Xn7 is provided for the AJ71C24-S6.

For the link operating in the no-protocol mode, this READY signal should be inserted (as the interlock signal) in the sequence program which uses the AJ71C24.

(3) Communications time

The time required for communications with a PC CPU differs between the AJ71C24 and the AJ71C24-S6. The User's Manual for each type of module gives details.

### 1.3 Function Comparison

Functi	on		Mod	ule	AJ71 C24	AJ71C24-S6	See Section	
Module READY signal		_	Xn7 of the I/O signals for the PC CPU is used as the READY signal.	3.4				
RS-232C	CD termina	l check			Always checked.	Set whether or not the AJ71C24-S6 checks the CD signal.	3.2.2 7.1	
Display area Transmission error information			area	Error occurrence is confirmed by the LED on the front panel of the module.	Since the ON/OFF status of the error LED is stored in buffer memory, communications errors can be checked with the PC CPU by reading the buffer memory with a sequence program.	3.3.3		
			To turn OFF the error display		The PC CPU must be reset.	The request signal to turn the error display OFF can be output with a sequence program.		
		<u> </u>		Com- mand		_		
		Batch	read	ER		Extension file registers (R) are read in units of each register.		
		Batch	write	EW		Data is written to extension file registers (R) in units of each register.	8.8	
	Exten- sion file registers	Test (randor	n write)	ÉT		To write data, block numbers and device numbers are designated for the extension file registers (R) at random in units of each register.		
		Monito registra	r data ation	ЕМ		The extension file registers (R) to be monitored are set in units of each register.		
		Monito	r	ME		The extension file registers (R), set for monitoring, are monitored.		
	Micro- computer program	Batch	Main	UR		Main microcomputer program is read.	8.12.5	
Dedi- cated		read	Sub	VR		Sub microcomputer program is read.		
protocols 1 to 4		program	Batch	Main	UW		Main microcomputer program is written.	
		write	Sub	vw		Sub microcomputer program is written.		
	Com-	Batch	read	KR		Comments are read from memory.	8.12.6	
	ment	Batch write KW			Comments are written to memory.	1		
	On-demand				Data transmission start is controlled by the computer.	The send request can be output from the PC CPU for data transmission with dedicated protocols 1 to 4.	8.14	
	Communications with the PC CPU in MELSECNET		Communications is possible only with the PC CPU which is loaded with the AJ71C24.	Communications is possible with a PC CPU which is not loaded with the AJ71C24 in MELSECNET.	8.4.5 (4)			
	Data comm AnACPU d with an A2	nunicatio edicated ACPU(-S	ns using comman 1) and A3	ds BACPU.	—	Using AnACPU dedicated commands, data communications is possible with all device memories, extension file registers, and extension comments of an A2A/A3ACPU.	3.3.1 (2) 8	

# APPENDICES

Function	Module	AJ71C24	AJ71C24-S6	See Section
	Setting the receive completed code	Fixed at CR, LF (0DH, 0AH)	Setting is possible as required. (Default : CR, LF [0DH, 0AH])	7.4.1
	Setting the receive-completion data length (Data receive by fixed length)	Fixed at 127 words (254 bytes)	Setting is possible as required. (Default : 127 words)	7.4.2
No- Protocol	Send/receive data unit setting (word/byte)	Fixed at "words".	Setting is possible as required ("words" or "bytes"). (Default : Words)	7.4.3
	Setting the send buffer memory	Fixed as below: Head address OH Buffer memory size 80H	Setting is possible as required excluding the memory area of 100H to 11FH. Default : Head address OH Buffer memory size 80H	7.4.4
	Setting receive buffer memory Fixed as below: Head address Buffer memory size 80H		Setting is possible as required excluding the memory area of 100H to 11FH. Default : Head address 80H Buffer memory size 80H	7.4.5
	Receive data clear request	To clear the received data after an error occurs, the CPU must be reset. This means that the data received using the dedicated protocol is also cleared at the same time.	The data received in the no-protocol mode can only be cleared (without influencing the communications using the dedicated protocol) by using a sequence program.	9.5
Bidirec- tional	Data communications control with a computer (RS-232C or RS-422)		Data communications with a computer in the bidirectional mode is possible. (Possible in a 1-to-1 base system configuration)	7.5 10
Data commithe half-dup (RS-232C)	unications control in plex transmission	_	Data communications with an external device supporting the half-duplex transmission function can be controlled according to the setting by the user.	5
"m:n" mult	idrop link		Data communications in the multidrop link in which the ratio of computers to PC CPUs is "m : n" is possible.	6

### APPENDIX 2. Precautions Concerning Compatibility and the Use of Existing Programs Prepared for the AJ71C24-S3 Computer Link Module

The following sections describe precautions which should be taken when using the AJ71C24-S6 computer link module. These precautions cover compatibility with the AJ71C24-S3 computer link module (hereafter called the AJ71C24-S3), the use of existing programs prepared for the AJ71C24-S3, and procedures for changing, adding, and installing modules to the existing network.

### 2.1 Compatibility

The AJ71C24-S6 and the AJ71C24-S3 have the same dimensions and can be installed in the same way. They also use the same basic programs (PC CPU programs and computer programs).

Compatibility is maintained within the functions supported by the AJ71C24-S3.

### 2.2 Precautions When Using Existing Programs

(1) Communications time

The time required for communications with a PC CPU differs between the AJ71C2-S3 and the AJ71C24-S6. The User's Manual for each type of module gives details.

(2) PC CPU model name read function (command: PC)

When reading the PC model name of the PC CPU using the PC command, the model name codes for the A2ACPU(-S1), A3ACPU, etc. are changed.

CPU Model Name	AJ71C24-S3	AJ71C24-S6
A0J2HCPU	A2H	98H
A2ACPU	A4H	92H
A2ACPU-S1	A4H	93H
A3ACPU	A4H	94H
# 2.3 Function Comparison

Function	Module	AJ71C24-S3	AJ71C24-S6	See Section
Dedicated protocols 1 to 4	Data communications using AnACPU dedicated commands with the A2ACPU(-S1) and A3ACPU.		Using the AnACPU dedicated commands, data communications is possible with all device memories, extension file registers, and extension comments of the A2A/A3ACPU.	3.3.1 (2) 8
Bidirectional	Data communications control with a computer (RS-232C or RS-422)		Data communications with a computer in the bidirectional mode is possible. (Possible in a 1-to-1 base system configuration)	7.5 10
Data communications control in the half-duplex transmission (RS-232C)			Data communications with an external device supporting the half-duplex transmission function can be controlled according to the setting by the user.	5
'm : n' multidrop link			Data communications in the multidrop link in which the ratio of computers to PC CPUs is "m : n" is possible.	6

# APPENDIX 3. ASCII Code Table

	MSD	0	1	2	3	4	5	6	7
LS	D	000	001	010	011	100	101	110	111
0 1 2 3 4 5	0000 0001 0010 0011 0100 0101	NUL SOH STX ETX EOT ENQ	DLE DC1 DC2 DC3 DC4 NAK	SP ! * \$	0 1 2 3 4 5	@ABCDE	P Q R S T U	a b c d e	p q r s t u
6 7 8 9 A	0110 0111 1000 1001 1010	ACK BEL BS HT LF	SYN ETB CAN EM SUB	& / ( ) *	6 7 8 9 ;	F G H I J	V W X Y Z	f g h i j	v w x y z
8 0 10 15 15	1011 1100 1101 1110 1111	VT FF CR SO SI	ESC FS GS RS VS	+ /	; < = > ?	K L M N O	[ \ ] +	k I m n o	{   }  DEL

Character codes used for the computer link are shown below. (7-bit codes)

#### **APPENDIX 4. DTR Control**

This appendix explains DTR control.

(1) Explanation of DTR control

DTR control enables and disables data communications with an external device via the AJ71C24 RS-232C by means of the DSR and DTR signals.

DTR control is not available for the RS-422.

(2) Data received from an external device is stored in the AJ71C24 noprotocol receive buffer memory area via the OS memory area.

Under the following conditions, the AJ71C24 temporarily stores received data to its OS area. When transfer to the no-protocol receive buffer memory is enabled (read request signal Xn1 is OFF), data is transferred until the receive completed code is received, or until the fixed length of data has been transmitted.

Conditions:

- When there is too much data for the buffer memory because the received data length exceeds the no-protocol receive buffer memory area.
- 2) When data is transmitted from an external device before the PC CPU reads the data received previously.
- (3) The size of the receive data storage area of AJ71C24 OS area is 279 bytes. It turns the DTR signal ON and OFF as follows:
  - less than 10 bytes storage area free : OFF
  - more than 41 bytes storage area free : ON
- (4) When received data is cleared as described in Section 9.5 (5), all data in the OS area is cleared at the same time as data in the no-protocol receive buffer memory area.



# APPENDIX 5. Communications Time between a PC CPU and an AJ71C24

When the PC CPU is in the run state, data is processed after executing the END instruction in response to a request from the AJ71C24. Section 3.3.1 gives the minimum number of devices processed per communications.

The intervening times (i.e. by how much the scan time increases) for each processing operation and its corresponding processing times (indicated in number of scans) are shown below.

					Interveni	ng Times (S	Intervening Times (Scan Time Increases)			
	ite	em		Com- mand	A0J2H, A1N, A2N, A3N	АЗН	A2A, A3A	Access Data Unit	Scan Count Re- quired for Processing	
		Batch	Bit units	BR	0.76 ms	0.57 ms	1.38 ms	256 devices	1 scan	
		read	Word devices	WR	1.13 ms	0.81 ms	2.42 ms	64 devices	device "R" only)	
		Batch	Bit units	BW	1.13 ms	0.94 ms	1.06 ms	160 devices	2 scans (1 scan when 'enable during	
		write	Word devices	ww	1.13 ms	0.84 ms	2.60 ms	64 devices	RUN" is set [ex- cluding R])	
	Device memory	Test (ran-	Bit units	вт	1.13 ms	0.90 ms	1.06 ms	20 devices	2 scans (1 scan when "enable during	
		dom write)	Word devices	wт	1.13 ms	0.90 ms	1.06 ms	10 devices	RUN <sup>+</sup> is set [ex- cluding R])	
		Monitor data	Bit units	ВМ					_	
Device data		registra- tion	Word devices	WM				—	1 scan for device 'R' only	
		Monitor	Bit units	МВ	2.02 ms	0.93 ms	1.46 ms	40 devices	1.000	
			Word devices	MN	2.08 ms	0.96 ms	1.47 ms	20 devices	l SCan	
		Batch rea	d	ER	1.27 ms	0.76 ms	2.42 ms	64 devices	-	
	Extension	Batch writ	te	EW	1.27 ms	0.76 ms	2.60 ms	64 devices	2 scan (3 scans for ET [only AnACPU])	
	file register	Test (Random	write)	ET	1.31 ms	0.87 ms	0.97 ms	10 devices		
		Monitor d registratic	ata วก	ЕМ	_	_	_			
		Monitor		ME	1.75 ms	0.98 ms	1.42 ms	20 devices	1 scan	
	Buffer	Batch rea	d	CR						
	memory	Batch writ	te	cw				_	_	

(1) ACPU common command

)

)

)

**}** 

			intervening Times (Scan Time increases)						
	Item		Com- mand	A0J2H, A1N, A2N, A3N	АЗН	A2A, A3A	Access Data Unit	Scan Count Re- quired for Processing	
		Batch rea	ad	TR	FROM in-	FROM in-	FROM in- struction	ROM in-	1 scan
Special module memory	function buffer /	Batch wr	Batch write		TW + 1.13 msec	process- ing time + 0.81 msec	process- ing time + 0.75 msec	128 bytes	2 scans (1 scan when 'enable during RUN' is set)
		Batch	Main	MR	1.20 ms	0.78 ms	0.70 ms		1 scan
	Sequence	read	Sub	SR	1.20 ms	0.84 ms	0.70 ms		1 30411
	program	Batch	Main	MW	0.67 ms	0.55 ms	0.49 ms	ns 64 steps	2 scans (1 scan when
		write	Sub	sw	0.67 ms	0.55 ms	0.49 ms		RUN* is set)
		Batch	Main	UR	1.35 ms	0.76 ms		128 bytes	
Pro-	Microcom- puter pro-	read	Sub	VR	1.35 ms	0.76 ms	]		2 scans
gram	gram	Batch	Main	UW	1.35 ms	0.76 ms			
	[ 	write	Sub	vw	1.53 ms	0.73 ms			
	Comment	Batch rea	Batch read		1.35 ms	0.76 ms	2.42 ms	128	2 scans
		Batch wr	ite	кw	1.53 ms	0.73 ms	2.60 ms	bytes	
		Batch rea	ad	PR	0.68 ms	0.50 ms	2.42 ms	128 bytes	2 scans
	Parameter	Batch wr	ite	PW					
		Analysis	request	PS				_	
PC CPU		Remote I	RUN	RR				_	
		Remote \$	STOP	RS					
		PC type	read	PC					
Global				GW				_	-

ltem			Com-	Intervening Times (Scan Time Increases)		Scan Count Required for	
			mand	A2A, A3A	Access Data Unit	Processing	
		Batab road	Bit units	JR	1.19 ms	256 devices	1 scan
		Datch lead	Word units	QR	2.07 ms	64 devices	(2 scans for device "R" only)
		Details surfite	Bit units	JW	0.99 ms	160 devices	2 scans (1 scan when "enable
		Batch write	Word units	QW	2.32 ms	64 devices	during RUN" is set [exclud- ing R])
	Device	e ry (random write)	Bit units	TL	0.91 ms	20 devices	2 scans (1 scan when "enable
Device data	memory		Word units	QT	0.93 ms	10 devices	during RUN" is set [exclud- ing R])
		Monitor data registration	Bit units	JM			
			Word units	QM	-	_	1 scan for device "R" only
		Monitor	Bit units	MJ	1.34 ms	40 devices	1
			Word units	MQ	1.35 ms	20 devices	- i scan
	Extension	Direct read	·	NR	2.30 ms	64 devices	3 scans
	register	Direct write		NW	2.57 ms	64 devices	covers several blocks)
Program	Extension	Batch read		DR	2.31 ms	100 huter	0
Program comment	Batch write	· · ·	DW	2.59 ms	- 128 bytes	2 scans	

#### (2) AnACPU dedicated command

# POINT

- (1) The PC CPU can only process one of these operations with each END processing. If the A6GPP and AJ71C24 access a given PC CPU at the same time, one processing must wait until the other processing is completed. Therefore, the scan count required for processing further increases.
- (2) Even though communications using AJ71C24 is not performed, scan time increases 0.2 msec (0.1 msec with A3HCPU, A2ACPU(S1), and A3ACPU).

١

### **APPENDIX 6. Precautions During Communications When Using RS-422 Interface**

(1) The following figure shows the hardware structure for the data transmission from the AJ71C24 to the computer.



AJ71C24 Send Circuit

(2) Data transmission methods

When each station of the AJ71C24 is not transmitting data, set the transmission line to the high impedance state so that one send data does not interfere with other send data in a multidrop link.

When all stations transmit data, the high impedance state must be canceled. Then, after transmitting a mark consisting of 2 or more characters, each station transmits data.

This method applies also to a 1:1 link system.



Transmission from the AJ71C24

(3) Ignoring wrong data

When any station is not transmitting data, the send line is in the high impedance state.

Thus, the send line may become unstable due to noise, causing a computer to receive wrong data.

Since a parity error or a framing error may occur in this case, error data must be ignored.

When using protocol 1 to 4, either ACK, NAK, or STX code is transmitted first.

Therefore until an ACK, NAK, or STX code is received, other codes must be ignored.



)

# APPENDIX 7. Special Function Module Buffer Memory Addresses

The special function module buffer memory addresses are listed below. They are used to read and write (commands TR, TW) data to and from the special function module buffer memory with protocols 1 to 4.

The appropriate manuals give details about buffer memory contents.

(1) A68AD analog-digital converter module

	Address Set	Address Set with	
Buffer Memory Contents	Lower 8 bits	Higher 8 bits	struction
Number of channels	80H	81H	0
Averaging processing specification	82H	83H	1
CH1 averaging time, count	84H	85H	2
CH2 averaging time, count	86H	87H	3
CH3 averaging time, count	88H	89H	4
CH4 averaging time, count	8AH	8BH	5
CH5 averaging time, count	8CH	8DH	6
CH6 averaging time, count	8EH	8FH	7
CH7 averaging time, count	90H	91H	8
CH8 averaging time, count	92H	93H	9
CH1 digital output value	94H	95H	10
CH2 digital output value	96H	97H	11
CH3 digital output value	98H	99H	12
CH4 digital output value	9AH	9BH	13
CH5 digital output value	9CH	9DH	14
CH6 digital output value	9EH	9FH	15
CH7 digital output value	АОН	A1H	16
CH8 digital output value	A2H	АЗН	17
Write data error code	C4H	C5H	34

#### (2) A62DA digital-analog converter module

	Address Set	Address Set with	
Buffer Memory Contents	Lower 8 bits	Higher 8 bits	FROM/TO Instruc- tion
CH1 digital value	10H	11H	0
CH2 digital value	12H	13H	1
CH1 voltage set value check code	14H	15H	2
CH2 voltage set value check code	16H	17H	3
CH1 voltage set value check code	18H	19H	4
CH2 voltage set value check code	1AH	1BH	5

# (3) A84AD analog-digital converter module

	Address Set	Address Set	
Buffer Memory Contents	Lower 8 bits	Higher 8 bits	with FROM/TO Instruction
Unused area	10	11	0
Averaging processing specification	12	13	1
CH1 averaging time, count	14	15	2
CH2 averaging time, count	16	17	3
CH3 averaging time, count	18	19	4
CH4 averaging time, count	1A	1B	5
Unused area (unavailable)	_		_
CH1 digital I/O value	24	25	10
CH2 digital I/O value	26	27	11
CH3 digital I/O value	28	29	12
CH4 digital I/O value	2A	2B	13
CH1 internal set mode flag	2C	2D	14
CH2 internal set mode flag	2E	2F	15
CH3 internal set mode flag	30	31	16
CH4 internal set mode flag	32	33	17
CH1 temperature detection value	34	35	18
CH2 temperature detection value	36	37	19
CH3 temperature detection value	38	39	20
CH4 temperature detection value	ЗА	3B	21
CH1 set value check code	3C	3D	22
CH2 set value check code	3E	ЗF	23
CH3 set value check code	40	41	24
CH4 set value check code	42	43	25
Write data error code	44	45	26
Analog output permission signal enable/disable flag	46	47	27
CH1 loaded module code	48	49	28
CH2 loaded module code	4A	4B	29
CH3 loaded module code	4C	4D	30
CH4 loaded module code	4E	4F	31
CH1 temperature set range (offset)	50	51	32
CH1 temperature set range (gain)	52	53	33
CH2 temperature set range (offset)	54	55	34
CH2 temperature set range (gain)	56	57	35
CH3 temperature set range (offset)	58	59	36
CH3 temperature set range (gain)	5A	5B	37
CH4 temperature set range (offset)	5C	5D	38
CH4 temperature set range (gain)	5E	5F	39

)

)

)

Buffer Memory Contents	Address Set	by Computer	Address Set v Instru	vith FROM/TO ction
· · · · · · · · · · · · · · · · · · ·	Channel 1	Channel 2	CH1	CH2
Unused eres (unavailable)	80H	сон	0	30
Unused area (unavaliable)	81H	C1H	Ū	52
Current value write (lower bits)	82H	C2H		
Current value write (middle bits)	83H	СЗН		
Current value write (higher bits)	84H	C4H	2	34
	85H	C5H		ļ
Mode register	86H	C6H	2	35
	87H	C7H	5	
Current value read (lower bits)	88H	С8Н		
Current value read (middle bits)	89H	Сэн	*	30
Current value read (higher bits)	8AH	САН	5	37
	8BH	СВН		
Set value read/write (lower bits)	8СН	ССН	6	28
Set value read/write (middle bits)	8DH	СФН		38
Set value read/write (higher bits)	8EH	CEH	7	39
	8FH	CFH		

# (4) AD61(S1) high-speed counter module

# (5) AD71(S1) and AD71-S2 positioning modules

Buffer Memory Contents		Address Set by Com- puter	Address Set with FROM/TO Instruction
X-axis positioning start da	ata	200H to 391H	0 to 200
Error reset		392H 393H	201
Y-axis positioning start d	ata	458H to 5E9H	300 to 500
Positioning information		2040H to 235FH	3872 to 4271
Positioning velocity	X-axis	2360H to 267FH	4272 to 4671
Dwell time	ing data	2680H to 299FH	4672 to 5071
Positioning address		29A0H to 2FDFH	5072 to 5871
Positioning information		2FE0H to 32FFH	5872 to 6271
Positioning velocity	Y-axis	3300H to 361FH	6272 to 6671
Dwell time	ing data	3620H to 393FH	6672 to 7071
Positioning address		3640H to 3F7FH	7072 to 7871
X-axis parameter		3F80H to 3F9FH	7872 to 7887
Y-axis parameter		3FA8H to 3FC7H	7892 to 7907
X-axis zero return data		3FD0H to 3FDDH	7912 to 7917
Y-axis zero return data		3FE4H to 3FF1H	7922 to 7928

(6)	AD72	positioning	module

Buffer Memory Contents	Address Set by Computer	Address Set with FROM/TO Instruction
X-axis positioning start data	200H to 391H	0 to 200
Error reset	392H 393H	201
Y-axis positioning start data	458H to 5E9H	300 to 500
Monitor area	6B0H to 6BFH	600 to 607
X-axis positioning data	2040H to 2FDFH	3872 to 5871
Y-axis positioning data	2FE0H to 3F7FH	5872 to 7871
X-axis parameter	3F80H to 3F9FH	7872 to 7891
Y-axis parameter	3FA8H to 3FC7H	7892 to 7911
X-axis zero return data	3FD0H to 3FDDH	7912 to 7917
Y-axis zero return data	3FE4H to 3FF1H	7922 to 7928

D. #		Address Set	Address Set by Computer	
Buffer Memory Col	itents	Lower 8 bits	Higher 8 bits	Instruction
Compensated present v storage area	alue	80H	81H	0
Overflow detection flag		82H	83H	1
Underflow detection flag	9	84H	85H	2
Resolver rotation speed area	storage	86H	87H	3
Output state storage are	a	88H	89H	4
Measured length	(L)	8AH	8BH	5
storage area	(H) 8CH 8DH	6		
Compensation value storage area		8EH	8FH	7
Error code storage area		90H	91H	8
Battery error detection flag		92H	93H	9
Channel output enable setting area for limit switch function		94H	95H	10
Program number setting limit switch function	area for	96H	97H	11
Target address setting area for positioning function		98H	99H	12
Data setting area for positioning function		9AH	9BH	13
		to		to
		138H	139H	44

#### (7) A61LS position detection module

(8) AJ71C24(-S3, -S6)

Address Set by Computer	Address when Connected to a Computer
1000H	0
to	to
11FFH	FFH
1200H	100H
to	to (Special applications area)
123FH	11FH
1240H	120H
to	to
1FFFH	7FFH

#### REMARK

Addresses 1000H to 1FFFH of an AJ71C24 designated by a computer are the buffer memory addresses used to execute read/write with an AJ71C24 which is not connected to a computer.

(9)	AD70	positioning	module
-----	------	-------------	--------

	Buffer M	emory Contents	Address Set by Computer	Address Set with FROM/TO Instruction	
	Upper st	roke limit			
	Lower str	oke limit	2011		
Fixed parameter	Command pulse magnifica- Flectronic tion numerator		to 8BH	to 5	
	gear	Command pulse magnifica- tion denominator			
	Velocity I	imit value			
	Accelerat	tion time	A8H	20	
Váriable parameter	Decelera	tion time	to	to	
	In-positio	on range	взн	25	
	Positioni	er Memory Contents       Address Set by Computer         er stroke limit       80H         er stroke limit       80H         er stroke limit       80H         er stroke limit       80H         ronic       Command pulse magnifica- tion numerator       80H         Command pulse magnifica- tion denominator       80H         eleration time       A8H         eleration time       A8H         eleration time       A8H         osition range       D0H         titioning mode       D0H         oppoint address       D0H         oreturn velocity       D0H         troning pattern       D0H         titioning address P1       F8H         titioning velocity V1       to         titioning velocity V2       109H         sent value change area       120H         rcounter clear command       133H         log output adjustment area       120H         welocity position, and travel distance       133H         d position data       ial position data         rail position data       ito         rode (ERR.1)       148H         to       15FH			
<u>.</u>					
	Zero poir	nt address			
Zero	Zero retu	rn velocity	DOH	40	
return data	Creep ve	locity	to DFH	to 47	
	Travel di zero poir	stance setting after near- it dog ON			
	Positioning pattern				
D 141	Positioning address P1		F8H	60	
ing data	Positioning velocity V1		to 109H	to 68	
	Positioning address P2				
	Positioni	ng velocity V2			
	Present value change area				
	Velocity change area				
Control	JOG velo	city area	120H	80	
change area	Error cou	nter clear command	to 133H	to 89	
	Analog o	utput adjustment area			
	Velocity p change a	oosition, and travel distance rea	_		
	Feed pos	ition data			
	Actual po	sition data			
	Error cod	e (ERR.1)			
Monitor	Error cod	e (ERR.2)	148H to 15FH	100 to 111	
area	Error cou	nter value			
-	Travel di dog ON	stance after near-zero point			
	Velocity p	position change command			
	n velocity	operation			

# (10) A62LS position detection module

Present value (scaling binary)         (L)         80H         0           (H)         82H         1           Present value (sensor binary)         (L)         84H         2           (H)         86H         3         3           Output state of all channels         88H         4           Program number answerback         88H         4           Operation mode         88H         7           Limit switch output disable setting         90H         8           Program number setting         92H         9           Pogitioning target set data (scal- ing binary)         (L)         94H         10           Ing 0         0         (L)         9AH         13           Ool 0         00 nosition set data         (H)         9CH         14           Dog 0         (L)         9EH         15           Or position set data         (H)         ECH         53           Dog 0         (L)         ECH <th colspan="2">Buffer Memory Contents</th> <th>Address Set by Computer</th> <th>Address Set with FROM/TO Instruction</th>	Buffer Memory Contents		Address Set by Computer	Address Set with FROM/TO Instruction	
Handborg (H)         (H)         82H         1           Present value (sensor binary)         (L)         84H         2           Output state of all channels         88H         4           Program number answerback         88H         4           Operation mode         8CH         6           Error code         8CH         6           Limit switch output disable setting         90H         8           Program number setting         92H         9           Positioning target set data (scal- ing binary)         (L)         94H         10           Program number of multiple dogs         98H         12           Dog 0 OFF position set data         (L)         94H         13           CH. 0         OfF position set data         (L)         94H         16           Dog 0 OFF position set data         (L)         94H         13           CH. 1         Dog 0 OFF position set data         (L)         94H         13           CH. 0         Dog 0 OFF position set data         (L)         EAH         53           Dog 0 OFF position set data         (L)         ECH         54           Out 0 OFF position set data         (L)         IAH         55	Present value (scaling binary) (L) (H)		80H	0	
Present value (sensor binary)         (L)         84H         2           Qutput state of all channels         88H         4           Program number answerback         88H         4           Operation mode         80H         6           Error code         80H         6           Error code         80H         6           Error code         80H         6           Program number setting         90H         8           Program number setting         92H         9           Program number setting         (L)         94H           Dog 0         (L)         96H         12           Dog 0         (H) <t< td=""><td>(H)</td><td>82H</td><td>1</td></t<>			(H)	82H	1
(H)         86H         3           Output state of all channels         86H         4           Program number answerback         88H         4           Operation mode         8CH         6           Error code         8CH         6           Error code         8CH         6           Error code         8CH         6           Program number setting         90H         8           Program number setting         92H         9           Positioning target set data (scal- ing binary)         (L)         94H         10           Positioning target set data (scal- ing binary)         (L)         94H         13           On position set data         (L)         9AH         13           ON position set data         (L)         9CH         14           Dog 0 OFF position set data         (L)         9CH         14           Dog 0 OFF position set data         (H)         EBH         51           Dog 0 OF position set data         (H)         ECH         53           Dog 0 OF position set data         (L)         FOH         56           OP f position set data         (L)         FOH         56           OF position set data	Present	alue (sensor binary)	(L)	84H	2
Output state of all channels88H4Program number answerback8AH5Operation mode8CH6Error code8EH7Limit switch output disable setting90H8Program number setting92H9Positioning target set data (scal- (H)(L)94H10Impositioning target set data (scal- (H)(L)94H11Number of multiple dogs98H12Dog 0 OFF position set data(L)9AH13OR position set data(H)9CH14Dog 0 OFF position set data(L)9EH15OFF position set data(H)AOH16:::::Dog 0 OFF position set data(L)EGH51OR 0(L)EGH55.Dog 0 OFF position set data(L)FOH56(H)EEH55Dog 0 OFF position set data(L)FOH56(H)13AH93CH. 1Dog 0 ON position set data(L)13EH95ON position set data(L)13EH95ON position set data(H)13CH94Dog 0 ON position set data(L)13EH95CH. 2Dog 0 ON position set data(L)13EH95ON position set data(H)1	. 165611 V		(H)	86H	3
Program number answerback8AH5Operation mode8CH6Error code8CH6Error code8EH7Limit switch output disable setting90H8Program number setting92H9Positioning target set data (scaling binary)(L)94H10Ing binaryNumber of multiple dogs98H11Pog 0(L)9AH13ON position set data(H)9CH14Dog 0(L)9EH15OFF position set data(H)9CH14Dog 9(L)9EH51OFF position set data(H)EAH53Dog 0(L)ECH54OF position set data(L)FOH56ON position set data(L)FOH56ON position set data(L)FOH56ON position set data(L)FOH56ON position set data(H)F2H57IIIIIDog 0(L)III94OFF position set data(H)III93Por position set data(L)III94Dog 0(L)IIIIIIOFF position set data(L)IIII94Dog 0(L)IIIIIIIIIIIICH. 1Dog 0(L)IIII95Or position set data(L)IIIIIIIIIIPog 0(L)IIIIIIII	Output st	ate of all channels		88H	4
Operation mode8CH6Error code8EH7Limit switch output disable setting90H8Program number setting92H9Positioning target set data (scaling binary)(L)94H10(H)96H11Number of multiple dogs98H12Dog 0(L)9AH13ON position set data(H)9CH14Dog 0(L)94H16::::Dog 9(L)9EH15OFF position set data(H)AOH16::::Dog 9(L)EGH51OFF position set data(H)EGH53Dog 0(L)FOH56ON position set data(H)EGH55Dog 0(L)FOH56ON position set data(H)EGH57:::::Dog 0(L)FOH56OFF position set data(H)F2H57:::::Dog 9OFF position set data(H)13AH93OFF position set data(L)13EH95ON position set data(L)142H97OFF position set data(H)140H96CH. 15::::Dog 0(L)142H97OFF position set data(H)560H664ON positi	Program	number answerback		8AH	5
Error code8EH7Limit switch output disable setting90H8Program number setting92H9Positioning target set data (scaling binary)(L)94H10Ing binary)(L)94H10Number of multiple dogs98H12Dog 0(L)94H13ON position set data(H)9CH14Dog 0(L)9EH15OFF position set data(L)9EH16iiiiDog 9(L)EGH51OFF position set data(H)EBH52Number of multiple dogsEAH53Dog 0(L)ECH54ON position set data(H)EEH55Dog 0(L)FOH56OFF position set data(H)F2H57iiiiiDog 9(L)138H92OFF position set data(L)138H92OFF position set data(L)138H92OFF position set data(L)138H93Number of multiple dogs13CH94Dog 0(L)142H97OFF position set data(L)142H97OFF position set data(L)142H97OFF position set data(L)560H664ON position set data(L)560H664ON position set data(L)560H666OP 9	Operation	n mode		8CH	6
Limit switch output disable setting90H8Program number setting92H9Positioning target set data (scaling binary)(L)94H10Ing binary)(L)96H11Dog 0 ON position set data(L)9AH13Dog 0 OFF position set data(L)9AH13(H)9CH1414Dog 0 OFF position set data(L)9EH15Dog 9 OFF position set data(L)9EH16:::::Dog 9 OFF position set data(L)E6H51Dog 9 OFF position set data(L)E6H52Number of multiple dogsEAH53Dog 0 ON position set data(L)FOH56Dog 0 OFF position set data(L)FOH56Dog 0 OFF position set data(L)FOH56Dog 9 OFF position set data(L)138H92OFF position set data(L)138H92OFF position set data(L)138H92CH. 15Dog 0 ON position set data(L)13EH95On position set data(L)142H97CH. 15::::Dog 9 ON position set data(L)560H6664ON position set data(L)560H6664ON position set data(L)560H6664ON position set data(L)560H6664ON position se	Error cod	le		8EH	7
Program number setting92H9Positioning target set data (scaling binary)(L)94H10Ing binary)(L)96H11Number of multiple dogs98H12Dog 0 ON position set data(L)9AH13(H)9CH1414Dog 0 OFF position set data(L)9EH15Dog 9 OFF position set data(L)9EH16:::::Dog 9 OFF position set data(L)E6H51Dog 9 OFF position set data(L)E6H52Number of multiple dogsEAH53Dog 0 ON position set data(L)FOHON position set data(H)EEHDog 0 OFF position set data(L)FOHOFF position set data(L)FOHON position set data(L)FOHOP 0 OFF position set data(L)138HOg 9 OFF position set data(L)138HOg 0 OFF position set data(L)138HOg 0 ON position set data(L)138HOg 0 ON position set data(L)132HOg 0 ON position set data(L)142HOg 0 ON position set data(L)142HOg 9 ON position set data(L)560HCH. 15:::Dog 9 ON position set data(L)564HOG 9 ON position set data(L)564HOFF position set data(L) <td>Limit swit</td> <td>tch output disable setting</td> <td></td> <td>90H</td> <td>8</td>	Limit swit	tch output disable setting		90H	8
Positioning target set data (scaling binary)         (L)         94H         10           (H)         96H         11           (H)         96H         11           (H)         96H         12           (H)         96H         13           (H)         9CH         14           (H)         9CH         14           (H)         9CH         14           (H)         9CH         14           (H)         9CH         15           (H)         AOH         16           :         :         :           (H)         AOH         16           :         :         :           (H)         EBH         52           (H)         EBH         52           (H)         ECH         54           (ON position set data         (H)         ECH           (H)         ECH         55           (H)         F2H         57           :         :         :           (Dog 0 OFF position set data         (H)         138H         92           OFF position set data         (H)         13CH         94           Dog 0 O	Program	number setting		92H	9
ing binary         (H)         96H         11           Number of multiple dogs         96H         12           Dog 0 ON position set data         (L)         9AH         13           (H)         9CH         14           Dog 0 OFF position set data         (L)         9EH         15           Dog 0 OFF position set data         (L)         9EH         15           Dog 9 OFF position set data         (L)         E6H         51           Dog 9 OFF position set data         (L)         E6H         53           Dog 0 ON position set data         (L)         ECH         54           Dog 0 OFF position set data         (L)         FOH         56           OrfF position set data         (H)         F2H         57           Dog 0 OFF position set data         (L)         F0H         56           OFF position set data         (H)         138H         92           OFF position set data         (H)         13EH         93           Number of multiple dogs         13CH         94           Dog 0 OFF position set data         (L)         13EH         95           ON position set data         (H)         140H         96           CH. 2	Positionin	ng target set data (scal-	(L)	94H	10
Number of multiple dogs         98H         12           Dog 0 ON position set data         (L)         9AH         13           On position set data         (H)         9CH         14           Dog 0 OFF position set data         (L)         9EH         15           OGF position set data         (L)         9EH         15           Dog 9 OFF position set data         (L)         E6H         51           Dog 9 OFF position set data         (L)         E6H         51           Dog 0 OFF position set data         (L)         E6H         53           Dog 0 ON position set data         (L)         ECH         54           ON position set data         (H)         EEH         55           Dog 0 OFF position set data         (L)         F0H         56           OFF position set data         (H)         F2H         57           :         :         :         :         :           Dog 9 OFF position set data         (L)         138H         92           OFF position set data         (H)         13AH         93           Number of multiple dogs         13CH         94           Dog 0 ON position set data         (H)         142H         97     <	ing binar	y)	(H)	96H	11
		Number of multiple dogs	;	98H	12
		Dog 0	(L)	9AH	13
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	ļ	ON position set data	(H)	9CH	14
OFF position set data(H)AOH16:::::Dog 9 OFF position set data(L)E6H51OFF position set data(H)E8H52Number of multiple dogsEAH53Dog 0 ON position set data(L)ECHDog 0 OFF position set data(L)ECHDog 0 OFF position set data(L)FOHDog 0 OFF position set data(L)FOHDog 9 OFF position set data(L)138HDog 9 OFF position set data(L)138HDog 9 OFF position set data(L)132HDog 0 OFF position set data(L)142HOFF position set data(H)140H96::CH. 2 toDog 0 OFF position set data(L)Dog 0 ON position set data(L)560HOFF position set data(H)144H98::CH. 15Dog 9 OFF position set data(L)Dog 9 OFF position set data(L)560HCH. 15Dog 9 OFF position set data(L)Dog 9 OFF position set data(L)562HCH. 15Dog 9 OFF position set data(L)Dog 9 OFF position set data(L)CH. 15Dog 9 OFF position set data(L)Dog 9 OFF position set data(L)CH. 15Dog 9 OFF position set data(L)Dog 9 OFF position set data(L)CH. 15 <t< td=""><td>CH 0</td><td>Dog 0</td><td>(L)</td><td>9EH</td><td>15</td></t<>	CH 0	Dog 0	(L)	9EH	15
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	UN. U	OFF position set data	(H)	AOH	16
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		:		:	:
OFF position set data(H)E8H52Number of multiple dogsEAH53 $Dog 0$ ON position set data(L)ECH54 $Dog 0$ OFF position set data(L)FOH56 $Dog 0$ OFF position set data(L)FOH56 $Dog 0$ OFF position set data(L)FOH56 $Dog 9$ OFF position set data(L)138H92 $Dog 9$ OFF position set data(L)138H92 $Dog 9$ OFF position set data(L)13EH93Number of multiple dogs13CH94 $Dog 0$ ON position set data(L)142H97 $CH. 2$ to CH. 15 $Dog 0$ OFF position set data(L)142H97 $CH. 15$ $Dog 9$ ON position set data(L)560H664 $CH. 15$ $Dog 9$ ON position set data(L)560H6665 $Dog 9$ ON position set data(L)564H666 $Og 9$ ON position set data(L)564H666		Dog 9 OFF position set data	(L)	E6H	51
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			(H)	E8H	52
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		Number of multiple dogs	}	EAH	53
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		Dog 0	(L)	ECH	54
CH. 1 $Dog 0$ OFF position set data(L)F0H56Dog 9 OFF position set data(L)138H92Dog 9 OFF position set data(L)138H92Number of multiple dogs13CH94Dog 0 		ON position set data	(H)	EEH	55
OFF position set data         (H)         F2H         57           :         :         :         :         :           Dog 9 OFF position set data         (L)         138H         92           Mumber of multiple dogs         13CH         94           Dog 0 ON position set data         (L)         13EH         95           ON position set data         (H)         140H         96           CH. 2 to         Dog 0 OFF position set data         (L)         142H         97           CH. 15         Dog 0 OFF position set data         (L)         142H         98           CH. 15         Dog 9 ON position set data         (L)         560H         664           Dog 9 ON position set data         (L)         562H         665           Dog 9 OFF position set data         (H)         562H         665	CH 1	Dog 0	(L)	FOH	56
i         i         i           Dog 9 OFF position set data         (L)         138H         92           Number of multiple dogs         (H)         13AH         93           Number of multiple dogs         13CH         94           Dog 0 ON position set data         (L)         13EH         95           ON position set data         (H)         140H         96           CH. 2 to         Dog 0 OFF position set data         (L)         142H         97           CH. 15         Dog 0 OFF position set data         (L)         144H         98           CH. 15         Dog 9 ON position set data         (L)         560H         664           Dog 9 ON position set data         (L)         560H         665           Dog 9 OFF position set data         (L)         564H         665		OFF position set data	(H)	F2H	57
Dog 9 OFF position set data         (L)         138H         92           Number of multiple dogs         (H)         13AH         93           Number of multiple dogs         13CH         94           Dog 0 ON position set data         (L)         13EH         95           CH. 2 to         Dog 0 OFF position set data         (L)         142H         97           CH. 15         Dog 0 OFF position set data         (L)         144H         98           CH. 15         Dog 9 ON position set data         (L)         560H         664           Dog 9 ON position set data         (L)         562H         665           Dog 9 OFF position set data         (L)         564H         666		:		:	:
OFF position set data(H)13AH93Number of multiple dogs13CH94Dog 0 ON position set data(L)13EH95ON position set data(H)140H96CH. 2 toDog 0 OFF position set data(L)142H97CH. 15Dog 9 OFF position set data(L)144H98CH. 15Dog 9 ON position set data(L)560H664Dog 9 ON position set data(H)562H665Dog 9 OFF position set data(L)564H666		Dog 9	(L)	138H	92
Number of multiple dogs         13CH         94           Dog 0 ON position set data         (L)         13EH         95           CH. 2 to         Dog 0 OFF position set data         (L)         140H         96           CH. 15         Dog 0 OFF position set data         (L)         142H         97           CH. 15         Dog 9 ON position set data         (H)         144H         98           CH. 15         Dog 9 ON position set data         (L)         560H         664           Dog 9 ON position set data         (L)         562H         665           Dog 9 OFF position set data         (L)         564H         666		OFF position set data	(H)	13AH	93
Dog 0 ON position set data         (L)         13EH         95           CH. 2         Dog 0 OFF position set data         (H)         140H         96           to         Dog 0 OFF position set data         (L)         142H         97           CH. 15         Dog 9 ON position set data         (H)         144H         98           CH. 15         Dog 9 ON position set data         (L)         560H         664           Dog 9 ON position set data         (L)         562H         665           Dog 9 OFF position set data         (L)         564H         666		Number of multiple dogs	3	13CH	94
ON position set data         (H)         140H         96           CH. 2         Dog 0 OFF position set data         (L)         142H         97           to         .         .         .         .         .           CH. 15         .         .         .         .         .           Dog 9 ON position set data         (L)         560H         664           Dog 9 ON position set data         .         .         .         .           Dog 9 ON position set data         .         .         .         .           Dog 9 OFF position set data         .         .         .         .		Dog 0	(L)	13EH	95
CH. 2       Dog 0       (L)       142H       97         to       OFF position set data       (H)       144H       98         to       :       :       :       :         CH. 15       Dog 9 ON position set data       (L)       560H       664         Dog 9 ON position set data       (L)       562H       665         Dog 9 OFF position set data       (L)       564H       666		ON position set data	(H)	140H	96
to         OFF position set data         (H)         144H         98           CH. 15         :         :         :         :         :         :           Dog 9 ON position set data         (L)         560H         664         665           Dog 9 ON position set data         (L)         564H         666           Dog 9 OFF position set data         (L)         564H         666	CH. 2	Dog 0	(L)	142H	97
CH. 15         :         :         :         :           Dog 9 ON position set data         (L)         560H         664           Dog 9 ON position set data         (H)         562H         665           Dog 9 OFF position set data         (L)         564H         666		OFF position set data	(H)	144H	98
CH. 15         Dog 9 ON position set data         (L)         560H         664           Dog 9 ON position set data         (H)         562H         665           Dog 9 OFF position set data         (L)         564H         666	10	:		:	:
ON position set data     (H)     562H     665       Dog 9     (L)     564H     666       OFF position set data     (II)     562H     665	CH. 15	Dog 9	(L)	560H	664
Dog 9 (L) 564H 666		ON position set data	(H)	562H	665
OFF position set data		Dog 9	(L)	564H	666
(H) 566H 667		OFF position set data	(H)	566H	667

# (11) A616DAI digital-analog converter module

# A616DAV digital-analog converter module

Buffer Memory Contents	Address Set by Computer	Address Set with FROM/TO Instruction
D-A conversion enable/disable channel	10H	он
Analog output enable/disable channel	12H	1H
		2H
Unused area (unavailable)	—	to FH
CH. 0 digital value	30H	10H
CH. 1 digital value	32H	11H
CH. 2 digital value	34H	12H
CH. 3 digital value	зен	13H
CH. 4 digital value	38H	14H
CH. 5 digital value	зан	15H
CH. 6 digital value	зсн	16H
CH. 7 digital value	ЗЕН	17H
CH. 8 digital value	40H	18H
CH. 9 digital value	42H	19H
CH. A digital value	44H	1AH
CH. B digital value	46H	1BH
CH. C digital value	48H	1CH
CH. D digital value	4AH	1DH
CH. E digital value	4CH	1EH
CH. F digital value	4EH	1FH
Unsed area (unavailable)		20H
· · · ·		2FH
CH. 0 set value check code	70H	30H
CH. 1 set value check code	72H	31H
CH. 2 set value check code	74H	32H
CH. 3 set value check code	76H	33H
CH. 4 set value check code	78H	34H
CH. 5 set value check code	7AH	35H
CH. 6 set value check code	7CH	36H
CH. 7 set value check code	7EH	37H
CH. 8 set value check code	80H	38H
CH. 9 set value check code	82H	39H
CH. A set value check code	84H	ЗАН
CH. B set value check code	86H	ЗВН
CH. C set value check code	88H	зсн
CH. D set value check code	8AH	зDн
CH. E set value check code	8CH	3EH
CH. F set value check code	8EH	3FH

(12)	A616AD	analog-digital	converter	module
··-/		withing a digital	0011101101	modulo

Buffer Contents		Address Set by Computer	Address Set with FROM/TO Instruction
	INPUT designation	10H	он
Direct access	MX.CH. designa- tion	12H	1H
	Digital output value	14H	2H
Sampling cycle designation		16H	3H
Data format select	tion	18H	4H
Error code storage	e	1AH	5H
Error-generating r CNT.No, storage	nultiplex module	1CH	6Н
Unused area (una	vailable)	_	
	A616AD	2EH	FH
	INPUT 0 A60MX, A60MXR	зон	10H
	INPUT 1 A60MX, A60MXR	32H	11H
	INPUT 2 A60MX, A60MXR	34H	12H
Conversion enable/disable designation	INPUT 3 A60MX, A60MXR	36H	13H
	INPUT 4 A60MX, A60MXR	38H	14H
	INPUT 5 A60MX, A60MXR	зан	15H
	INPUT 6 A60MX, A60MXR	зсн	16H
	INPUT 7 A60MX, A60MXR	ЗЕН	17H
Set data setting re	quest	40H	18H
Unused area (una	vailable)		-
INPUT channel digital output value		70H to 8EH	30H to 3FH
Unused area (una	vailable)		_
MX.CH. channel d	igital output value	210H to 30EH	100H to 17EH

# (13) A616TD temperature-digital converter module

Buffer Memory Contents		Address Set by Computer	Address Set with FROM/TO Instruction
Data format selection		10H	ОН
Error code storage	· · · · · · · · · · · · · · · · · · ·	12H	1H
Error-generating A6 No. storage	OMX[]CONNECT	14H	2H
Thermocouple type nel No. storage	setting error chan-	16H	зн
Sampling cycle pre	sent data storage	18H	4H
Unused area (unava	ailable)	_	· · · ·
Comunication	A616TD	2EH	FH
enable/disable designation	Multiplex module	30H to 3EH	10H to 17H
Set data setting req	uest	40H	18H
Unused area (unav	ailable)	_	
Disconnection dete nation	ction enable desig-	50H to 5EH	20H to 27H
Unused area (unav	ailable)		
Digital output value temperature setting		70H to 8EH	30H to 3FH
Disconnection detection channel No. storage		90H to 9EH	40H to 47H
Unused area (unavailable)			
Digital output value range exceeded channel No. storage		B0H to BEH	50H to 57H
Unused area (unavailable)			
Temperature detection value range ex- ceeded channel No. storage		DOH to DEH	60H to 67H
Unused area (unava	ailable)	-	
INPUT channel digital output value storage		FOH to FEH	70H to 7FH
Error compensation value setting		110H to 20EH	80H to FFH
Thermocouple type setting		210H to 30EH	100H to 17FH
MX.CH. channel digital output value storage		310H to 40EH	180H to 1FFH
MX.CH. channel ter value storage	nperature detection	410H to 50EH	200H to 27FH

# (14) AJ71PT32 MELSECNET/MINI master module

Buffer Memory Contents	Address Set by Computer	Address Set with FROM/TO Instruction
Total number of remote I/O stations	20H	0
Retry count	22H	1
Unused area (unavailable)	_	
Transmission data for batch refresh	34H to 72H	10 to 41
Unused area (unavailable)		
Remote I/O station card information	ACH to BAH	70 to 77
Unused area (unavailable)		
Accumulative faulty station detection	D4H to DAH	90 to 93
Unused area (unavailable)		
Faulty station detection	E8H to EEH	100 to 103
Unused area (unavailable)	-	
Communications faulty code	F6H	107
Faulty detection code	F8H	108
Unused area (unavailable)		
Receive data for batch refresh	FCH to 13AH	110 to 141
Unused data (unavailable)	—	
Line error retry counter	160H	160
Retry counter	162H to 182H	161 to 192
Unused area (unavailable)	<b>–</b>	
Split refresh station	214H to 236H	250 to 282
Unused area (unavailable)		
Transmission data for split refresh	278H to 476H	300 to 555
Unused area (unavailable)		
Accumulative input faulty detection	4CCH	598
Input faulty station detection	4CEH	599
Receive data for split refresh	4D0H to 6CEH	600 to 855

Buffer Memory Contents	Address Set by Computer	Address Set with FROM/TO Instruction
Number of access slave stations set- ting area	1000H	он
Transmission order setting area	1002H to 1010H	1Н to 8Н
Setting area for the number of data input from the slave station	1012H to 1020H	9H to 10H
Setting area for the number of data output to the slave station	1022H to 1030H	11H to 18H
(Unavailable)	_	
Storage area for data input from the slave station	1040H to 107EH	20H to 3FH
Storage area for data output to the slave station	1080H to 10BEH	40H to 5FH
Error code storage area	10C0H	60H
Work area (User read/write area)	10C2H to 1FFEH	61H to 7FFH

#### (15) AJ71C22 multidrop link module

# (16) AJ71C21(S1) terminal interface module

Buffer Memory Contents	Address Set by Computer	Address Set with FROM/TO Instruction
User area	400Н to 7FEHH	0H to 1FFH
Special applications area	800H to 810H	200H to 208H
System area (unavailable)		209H to 211H
Special applications area	824H to 830H	212H to 218H
System area (unavailable)		219H to 21FH
User area	840H to FDEH	220H to 5EFH

#### (17) AJ71B62 B/NET interface module

Buffer Memory Contents	Address Set by Computer	Address Set with FROM/TO Instruction	
Parameters	20H to 11AH	0 to 125	
Bit data station input information	11CH to 198H	126 to 188	
Bit data station output information	19AH to 216AH	189 to 251	
Send request flag for byte data station	218H to 21EH	252 to 255	
Send data for byte data station	220H to 68CH	256 to 822	
Receive data for byte data station	68EH to A7CH	823 to 1326	
Byte data station report received flag	A7EH to A84H	1327 to 1330	
Byte data station report received data	A86H to E74H	1331 to 1834	
Broadcast send data	E76H to E86H	1835 to 1843	
Broadcast receive data	E88H to E96H	1844 to 1851	
Broadcast station number	98H	1852	
Accumulative faulty station detection	E9AH to EA0H	1853 to 1856	
Faulty station detection	EA2H to EA8H	1857 to 1860	
System error	EAAH	1861	
Error code	EACH to F28H	1862 to 1924	

#### APPENDIX 8. Sequence Program Examples Showing How to Output Word Device Data to the Printer in the No-protocol Mode

This program gives an example of outputting the data registers (D), link registers (W) and file registers (R), and present values of timers and counters to the printer in the no-protocol mode.

#### 8.1 When Other Than AnACPU is Used

	TOP H000C H010B K1 K1 RS-232C CD terminal check disable is set.
	PLS M0 Print command is converted to pulses.
	ASC D10= D31 Index (title) is converted to ASCII.
	BCDP D10 D10 Target register contents are converted to BCD values.
	DISP D10 D20 K4 16-bit data is divided into 4-bit groups
	SFLP D20 K8
	SFLP D22 K8 Data is reorganized and converted to
	+P D22 D23 D33 Word units (16 bits).
	+P D20 D21 D34
	+P H3030 D33 D33 Output data is converted to ASCII.
	+P H3030 D34 D34
	MOVP H0A0D D35 CR-LF code is set.
	MOVP K5 D30 Send data length is set.
	TOP H000C H0000 D30 K6 Data is output to send buffer memory.
104 X0C0	
	I

(1) Sequence program example

# REMARK

AJ71C24 transmission specification settings for output to printer

	K6PR	K6PR-K	K7PR	A7PR
Baud rate	2400	2400	9600	9600
Data length	8	8	8	8
Stop bits	1	1	2	1
Parity check	Even	Even	None	Even
Comments			Baud rate can be changed to 2400	<u> </u>

(2) Procedure for converting data stored in a data register to printer output data.

Since the PC CPU handles numerical data in binary, it is necessary to convert data to be printed out from binary (BIN) to ASCII. Data is output from the buffer memory to the printer sequentially from the lowest address (head address) with the lower 8 bits to the higher 8 bits. Therefore, use the sequence program to reorganize the order of the data output to the printer. The following program, described in (1), gives an example of this conversion.

Example: Converting "1234" stored in the data register to ASCII



1

#### 8.2 When the AnACPU is used

The following is a program example using A2A(-S1)/A3ACPU dedicated instruction (BINDA) to execute the same processing as the program shown in 8.1.



### REMARK

Appendix 8.1 gives the AJ71C24 transmission specification setting for outputting data to the printer.

#### APPENDIX 9. Example of a Sequence Program for Data Communications in the Bidirectional Mode

The following figure gives the example of a sequence program for transmitting data received from the computer and the data of the data register (D100) of a PC CPU to the computer in the bidirectional mode.



(1) Settings to the buffer memory

The figure below describes settings at the special-applications area of AJ71C24 buffer memory.

Appendix 11 gives details of the memory setting record form.

**\_\_\_\_** 

.

	Address	Dedi- cated protocol	No- protocol	Bidirec- tional	Name	Set value	Default setting
	100H	1	o	_	No-protocol receive-completed code setting area		0D0AH (CR, LF)
	101H	-	_	-	Error LED ON status storage area	_	0
	102H	_	—	-	Error LED turn OFF request area	-	0
	103H	0	o	o	No-protocol word byte setting area		0 (words)
	104H	_	0	0	No-protocol send buffer memory head ad- dress setting area		0
Buffer memory	105H	_	o	0	No-protocol send buffer memory length set- ting area		80H
	106H	_	o	0	No-protocol receive buffer memory head ad- dress setting area		80H
	107H	_	0	0	No-protocol receive buffer memory length setting area		80H
	108H	-	o	-	No-protocol receive-completion data length setting area		127 (words)
	109H	_	_		On-demand buffer memory head address setting area	_	0
	10AH	_		-	On-demand data length setting area		0
	10BH	o	o	0	RS-232C CD terminal check setting area	1	0 (check CD enabled)
	10CH	_	_	_	On-demand error storage area	-	0
	10DH			-	No-protocol received data clear request area	_	0
	10EH		_	_	System area (unavailable)	_	
	10FH	0	0	0	RS-232C communications mode setting area		0 (Full- duplex)
	110H	0	0	0	Simultaneous transmission priority/non- priority setting area		0 (Priority)
	111H	0	o	o	Transmission method at transmission resume		0 (Not retransm ted)
	112H	-	_	0	Bidirectional mode setting area	1	0 (No- protocol mode)
	113H	_	_	0	Time-out check time setting area	100	0 (In- finite)
	114H	_		0	Simultaneous transmission data valid/in- valid setting area		0 (Data valid)
	115H	_	_	0	Check sum enable/disable setting area	1	0 (Check sum enabled)
	116H	_			Data send error storage area		
	117H	_	-	-	Data receive error storage area		_

**MELSEC-A** 

#### (2) Sequence program example



\*1 When an error occurs in the data send result

Perform error correction according to the error code read from buffer memory address 116H.

# **APPENDIX 10.** External View



#### APPENDIX 11. AJ71C24 Setting Record Form

Use this form to keep record of settings of the AJ71C24 or to create computer link programs for PC CPUs and computers.

Make duplications of this form and use them.

#### Method of entry

(1) No. and Data

Enter the number of the record form and the date on the top right corner of the form.

(2) Settings of the buffer memory special applications area

Enter the set values which change default settings when the AJ71C24 READY signal (Xn7) is turned ON in the set value's column.

The settings required for the dedicated protocol and the noprotocol/bidirectional mode at the start of the AJ71C24 are indicated with [] mark in the columns next to the address's column.

- (3) Switch settings
  - 1) Station number setting switch

Enter set values (value indicated by the arrow) in the columns of the tens digit and the ones digit of each station number.

2) Transmission specification switch settings

Circle ON or OFF according to switch setting from SW11 to SW24 in the ON/OFF column.



#### 3) Mode switch settings

Enter the set value (value indicated by the arrow) in the mode setting switch column.

Record form

No. Date : :

# Record of AJ71C24 settings

Setting	Settings of the buffer memory special applications area		a Sections 3.5 and 7 of this manual give details.				
	Address	Dedi- cated Protocol	No- protocol	Bidirec- tional	Name	Set Value	Default Setting
	100H	-	0	_	No-protocol receive-completed code setting area		0D0AH (CR, LF)
	101H	-	_	_	Error LED ON status storage area	_	0
	102H	_	_	_	Error LED turn OFF request area	_	0
	103H	0	0	o	No-protocol word byte setting area		0 (words)
	104H	_	ο	o	No-protocol send buffer memory head ad- dress setting area		0
	105H	—	o	o	No-protocol send buffer memory length set- ting area		80H
	106H	-	o	o	No-protocol receive buffer memory head ad- dress setting area		80H
	107H	 	o	o	No-protocol receive buffer memory length setting area		80H
	108H	_	o	-	No-protocol receive-completion data length setting area		127 (words)
107H     -     o     o     No-protocol recessetting area       108H     -     o     -     No-protocol recessetting area       108H     -     o     -     No-protocol recessetting area       109H     -     -     -     On-demand buffersetting area       109H     -     -     -     On-demand buffersetting area       109H     -     -     -     On-demand data       10AH     -     -     -     On-demand data       10BH     o     o     o     RS-232C CD term	On-demand buffer memory head address setting area	_	0				
memory	10AH	_	_	÷	On-demand data length setting area		0
	10BH	0	o	o	RS-232C CD terminal check setting area		0 (check CD enabled)
	10CH	_		_	On-demand error storage area		0
	10DH	_	_	-	No-protocol received data clear request area	-	0
	10EH		-	-	System area (unavailable)	_	_
	10FH	0	0	o	RS-232C communications mode setting area		0 (Full- duplex)
	110H	0	0	o	Simultaneous transmission priority/non- priority setting area		0 (Priority)
	111H	o	o	0	Transmission method at transmission resume		0 (Not retransmit ted)
	112H		-	o	Bidirectional mode setting area	1	0 (No- protocol mode)
	113H	_	_	0	Time-out check time setting area	100	0 (In- finite)
	114H	_	_	o	Simultaneous transmission data valid/in- valid setting area		0 (Data valid)
	115H	_	_	0	Check sum enable/disable setting area		0 (Check sum enabled)
	116H	_	-	-	Data send error storage area	_	_
	117H	-	-	_	Data receive error storage area	-	_

# **MELSEC-A**

Set value of switch	1) Station number (See Section 4.3	setting 3.3)		2) Transmissio	on specific	cation setting switch (see Se	ction 4.3.2.).
		Setting Contents	Set Value		Setting Switch	Setting Item	Set Value
					SW11	Main channel	ON OFF
	$\left(5\left(1\right)^{9}\right)_{X10}$	igit of			SW12	Data length	ON OFF
	4 1 1 N 1 n	umber				Baud rate	_
A 171024 [56]		)nes			SW13	1	ON OFF
RUN 2-C/k 2-50 2-8/k	$\left(5\left(\begin{array}{c}1\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $	igit of tation			SW14	Transmission	ON OFF
2-30 2-73 2-RD 2-980 2-50 2-NEU 4-C/N 2-MEU 4-C/N	4 <u>1</u> n	umber		5W11 ON 🚝	SW15	;	ON OFF
2-NUK 4-PRO 4-NEU 4-SKO 4-KK 4-NAK CPU R/W 4-SD 4-D	L			SW12 SW13 SW14 SW15 SW15 SW16 SW17 O	SW16	Parity bit	ON OFF
STATION NO.				SW18 SW21 SW22 SW23 SW23	SW17	Odd/even parity setting	ON OFF
	· ← (1)				SW18	Stop bit	ON OFF
					SW21	Sum check	ON OFF
9473 100 (0) 400 4-	(3)				. SW22	Write during RUN	ON OFF
	()				SW23	Send side terminal resistance	ON OFF
					SW24	Receive side terminal resistance	ON OFF
		Mode Setting		Setting			Sat
		Swite No.	ch	RS-232C		RS-422	Value
₩		0		Unavailable			
%		1		Protocol 1 mode		No-protocol mode	
F.C €	ABCDF	2		Protocol 2 mode		No-protocol mode	
L	( <sup>8</sup> (几))	3		Protocol 3 mode		No-protocol mode	
	7654321	4		Protocol 4 mode		No-protocol mode	
	MODE	5		No-protocol mod	de	Protocol 1 mode	
		6		No-protocol mod	de	Protocol 2 mode	_
		7		No-protocol mod	de	Protocol 3 mode	_
		8		No-protocol moe	de	Protocol 4 mode	_
		9		Protocol mod	ae ←	→ No-protocol mode	_
						- Protocol 1 mode	_
				Protocol 2 mode	•		
				Protocol 4 mode			
				Linavailable			_
				Reserved for mo	dule tee	t	-
	L	'				•	

#### IMPORTANT

The components on the printed circuit boards will be damaged by static electricity, so avoid handling them directly. If it is necessary to handle them take the following precautions.

- (1) Ground human body and work bench.
- (2) Do not touch the conductive areas of the printed circuit board and its electrical parts with any non-grounded tools etc.



# A MITSUBISHI ELECTRIC CORPORATION

HEAD OFFICE:MITSUBISHI DENKI BLDG MARUNOUCHI TOKYO 100 TELEX: J24532 CABLE MELCO TOKYO NAGOYA WORKS: 1-14, YADA-MINAMI 5, HIGASHI-KU, NAGOYA, JAPAN

When exported from Japan, this manual does not require application to the Ministry of International Trade and Industry for service transaction permission.